iMX RT 1020 - FlexSPI NOR boot to RAM

mjbcswitzerland — Wed, 15 May 2019 02:37:31 GMT

Hi All

The following diagram shows the boot flow chart when booting from FlexSPI NOR:

but there are two things that are not clear:

1. How is the Image == XIP performed and controlled? Is it an entry like the boot start location in the "boot data"?
2. The flow diagram shows that the boot loader will copy the image (from FlexSPI NOR) to OCRAM when the test is false. Why does it copy to OCRAM? Is it because it is the largest SRAM block (128k)? Why not to ITCRAM (instruction tightly coupled)?

Regards

Mark

Re: iMX RT 1020 - FlexSPI NOR boot to RAM

Yuri — Wed, 15 May 2019 05:00:23 GMT

Hello,

The decision XIP or not is based on the used addresses (which may be found in the IVT).

For XIP boot, the image has to be built for FlexSPI address space and for non XIP the image

can be built to execute from Internal RAM. Basically any memory may be used for non-XIP

approach, but external memory should be init before using via the DCD.

Have a great day,
Yuri

-------------------------------------------------------------------------------
Note:
- If this post answers your question, please click the "Mark Correct" button. Thank you!

- We are following threads for 7 weeks after the last post, later replies are ignored
Please open a new thread and refer to the closed one, if you have a related question at a later point in time.
-------------------------------------------------------------------------------

topic iMX RT 1020 - FlexSPI NOR boot to RAM in i.MX Processors

iMX RT 1020 - FlexSPI NOR boot to RAM

Re: iMX RT 1020 - FlexSPI NOR boot to RAM