<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックESAI I2S CONFIGURATION</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/ESAI-I2S-CONFIGURATION/m-p/888210#M134441</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I am trying to configure ESAI in normal mode with i2s data format for the configuration tx1 pin connected to external dsp. For this I have written dummy codec driver. But it is transmitting data only in tx0 pin. May i know how to drive data in tx1 pin instead of tx0.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Abdul&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 25 Feb 2019 16:01:15 GMT</pubDate>
    <dc:creator>abdulhussain</dc:creator>
    <dc:date>2019-02-25T16:01:15Z</dc:date>
    <item>
      <title>ESAI I2S CONFIGURATION</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/ESAI-I2S-CONFIGURATION/m-p/888210#M134441</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I am trying to configure ESAI in normal mode with i2s data format for the configuration tx1 pin connected to external dsp. For this I have written dummy codec driver. But it is transmitting data only in tx0 pin. May i know how to drive data in tx1 pin instead of tx0.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Abdul&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 25 Feb 2019 16:01:15 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/ESAI-I2S-CONFIGURATION/m-p/888210#M134441</guid>
      <dc:creator>abdulhussain</dc:creator>
      <dc:date>2019-02-25T16:01:15Z</dc:date>
    </item>
    <item>
      <title>Re: ESAI I2S CONFIGURATION</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/ESAI-I2S-CONFIGURATION/m-p/888211#M134442</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Abdul&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;one can try to change TEx bits in Transmit FIFO Configuration Register (TFCR),&lt;/P&gt;&lt;P&gt;simple example with ESAI configuration can be found in i.MX6 SDK (1.1.0_iMX6_Platform_SDK.zip) on&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/thread/432859"&gt;SMP Enable in IMX6&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 26 Feb 2019 02:13:46 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/ESAI-I2S-CONFIGURATION/m-p/888211#M134442</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2019-02-26T02:13:46Z</dc:date>
    </item>
    <item>
      <title>Re: ESAI I2S CONFIGURATION</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/ESAI-I2S-CONFIGURATION/m-p/888212#M134443</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Igor,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;We are using imx8dx chipset. As you mentioned, sdk has bare metal programming example. We trying to achieve this configuration from Linux.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;As per my understanding,&amp;nbsp;fsl_esai_hw_params function in fsl_esai.c configures transmitter fifo enable bits based on the channels and slots,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;u32 pins = DIV_ROUND_UP(channels, esai_priv-&amp;gt;slots);&lt;/P&gt;&lt;P&gt;val = ESAI_xFCR_xWA(width) | ESAI_xFCR_xFWM(esai_priv-&amp;gt;fifo_depth) |&lt;BR /&gt; (tx ? ESAI_xFCR_TE(pins) | ESAI_xFCR_TIEN : ESAI_xFCR_RE(pins));&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Also in&amp;nbsp;fsl_esai_trigger function, transmitter enable bits configured in TCR register which is also based on channels and slots.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;So for example if i select channels as 2 and slots as 2 for normal mode, it gives pins value as 1 and select TX0 pins.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Can you guide us to drive data in normal mode from TX1 pin?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Abdul&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 26 Feb 2019 05:34:50 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/ESAI-I2S-CONFIGURATION/m-p/888212#M134443</guid>
      <dc:creator>abdulhussain</dc:creator>
      <dc:date>2019-02-26T05:34:50Z</dc:date>
    </item>
    <item>
      <title>Re: ESAI I2S CONFIGURATION</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/ESAI-I2S-CONFIGURATION/m-p/888213#M134444</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Abdul&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I am afraid this is not configurable, so one will have to make&lt;/P&gt;&lt;P&gt;modifications in esai driver. Since these changes are not obvious and&lt;/P&gt;&lt;P&gt;straightforward due to complexity of alsa drivers, suggest to proceed with&lt;/P&gt;&lt;P&gt;extended support of &lt;A class="link-titled" href="https://www.nxp.com/support/support/nxp-professional-services:PROFESSIONAL-SERVICE" title="https://www.nxp.com/support/support/nxp-professional-services:PROFESSIONAL-SERVICE"&gt;NXP Professional Services | NXP&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 26 Feb 2019 05:44:16 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/ESAI-I2S-CONFIGURATION/m-p/888213#M134444</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2019-02-26T05:44:16Z</dc:date>
    </item>
    <item>
      <title>Re: ESAI I2S CONFIGURATION</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/ESAI-I2S-CONFIGURATION/m-p/888214#M134445</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Thanks for the reply Igor.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 26 Feb 2019 06:06:13 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/ESAI-I2S-CONFIGURATION/m-p/888214#M134445</guid>
      <dc:creator>abdulhussain</dc:creator>
      <dc:date>2019-02-26T06:06:13Z</dc:date>
    </item>
  </channel>
</rss>

