<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: i.MX25 NAND, Boot Question</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-MX25-NAND-Boot-Question/m-p/884966#M134096</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi John&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;this part has 4-bit ECC and can be supported by i.MX25 as described&lt;/P&gt;&lt;P&gt;in sect.2.5 MLC/SLC NAND Devices AN3684 i.MX25 Boot Options&lt;/P&gt;&lt;P&gt;&lt;A class="link-titled" href="https://www.nxp.com/docs/en/application-note/AN3684.pdf" title="https://www.nxp.com/docs/en/application-note/AN3684.pdf"&gt;https://www.nxp.com/docs/en/application-note/AN3684.pdf&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;For programming nand boot image recommended to use ATK Tool&lt;/P&gt;&lt;P&gt;(it correctly handles nand bad block management) as shown in attached documents&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/docs/DOC-1325"&gt;i.MX25 PDK Board Flashing SPI NOR&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 22 Feb 2019 23:33:24 GMT</pubDate>
    <dc:creator>igorpadykov</dc:creator>
    <dc:date>2019-02-22T23:33:24Z</dc:date>
    <item>
      <title>i.MX25 NAND, Boot Question</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX25-NAND-Boot-Question/m-p/884964#M134094</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;We would like to use&amp;nbsp;a Micron MT29F1G08ABAEAWP NAND Flash memory device.with the i.MX25.&lt;/P&gt;&lt;P&gt;The Micron NAND x8 device is organized using a 2048 page size plus 64 spare bytes.&lt;/P&gt;&lt;P&gt;We are using these settings:&lt;/P&gt;&lt;P&gt;BT_PAGE_SIZE = 01 (2K)&lt;/P&gt;&lt;P&gt;BT_BUS_WIDTH = 00 (8b)&lt;/P&gt;&lt;P&gt;BT_MLS_SEL = 0 (SLC)&lt;/P&gt;&lt;P&gt;BT_SPARE_SIZE = 0&lt;/P&gt;&lt;P&gt;BT_MEM_CTRL = 01 (NAND)&lt;/P&gt;&lt;P&gt;BT_MEM_TYPE = 10 (5 address cycles)&lt;/P&gt;&lt;P&gt;We think this memory should work with the i.MX25.&amp;nbsp; It does have this cryptic note in the datasheet:&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; Minimum required ECC for block 0 if PROGRAM/ERASE cycles are less than 1000&amp;nbsp; :&amp;nbsp;&amp;nbsp;1-bit ECC per 528 bytes&lt;/P&gt;&lt;P&gt;Would you agree that this device should be compatible with the i.MX25 boot sequence and NFC operations?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;If yes, we don't see the i.MX25 boot sequence send the 0x30 command for the READ PAGE command, so the NAND does not output data.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thank you!&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 22 Feb 2019 18:00:16 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX25-NAND-Boot-Question/m-p/884964#M134094</guid>
      <dc:creator>jwsawyer</dc:creator>
      <dc:date>2019-02-22T18:00:16Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX25 NAND, Boot Question</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX25-NAND-Boot-Question/m-p/884965#M134095</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Update - hardware folks found an issue with the Boot-Related pins.&amp;nbsp; Once corrected, we see the expected READ PAGE operation succeed on boot.&lt;/P&gt;&lt;P&gt;BUT...we are still having problems with reading data out of the device using NFC commands.&amp;nbsp; The read halts after 512 (maybe 528?) bytes, as REn stops being toggled by the micro.&amp;nbsp; But CEn remains low, so the INT pin never indicates that the read is complete.&lt;/P&gt;&lt;P&gt;RCSR = 0x64000900&amp;nbsp; [NFC_FMS = 1, NFC_4K = 0, MEM_CTRL = 1, MEM_TYPE = 2, PAGE_SIZE = 1, BUS_WIDTH = 0]&lt;/P&gt;&lt;P&gt;NAND_FLASH_CONFIG1 = 0x0A0B&lt;/P&gt;&lt;P&gt;Any suggestions?&lt;/P&gt;&lt;P&gt;Thanks again.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 22 Feb 2019 19:28:13 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX25-NAND-Boot-Question/m-p/884965#M134095</guid>
      <dc:creator>jwsawyer</dc:creator>
      <dc:date>2019-02-22T19:28:13Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX25 NAND, Boot Question</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX25-NAND-Boot-Question/m-p/884966#M134096</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi John&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;this part has 4-bit ECC and can be supported by i.MX25 as described&lt;/P&gt;&lt;P&gt;in sect.2.5 MLC/SLC NAND Devices AN3684 i.MX25 Boot Options&lt;/P&gt;&lt;P&gt;&lt;A class="link-titled" href="https://www.nxp.com/docs/en/application-note/AN3684.pdf" title="https://www.nxp.com/docs/en/application-note/AN3684.pdf"&gt;https://www.nxp.com/docs/en/application-note/AN3684.pdf&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;For programming nand boot image recommended to use ATK Tool&lt;/P&gt;&lt;P&gt;(it correctly handles nand bad block management) as shown in attached documents&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/docs/DOC-1325"&gt;i.MX25 PDK Board Flashing SPI NOR&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 22 Feb 2019 23:33:24 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX25-NAND-Boot-Question/m-p/884966#M134096</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2019-02-22T23:33:24Z</dc:date>
    </item>
  </channel>
</rss>

