<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: Layout Design Guide Line for LPDDR4 on i.MX8QX</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/Layout-Design-Guide-Line-for-LPDDR4-on-i-MX8QX/m-p/882369#M133769</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Yuri,&lt;/P&gt;&lt;P&gt;Now I am doing pcb design with iMX8MMini and I have got the same questions about layout LPDDR4 only for iMX8MMini. Could you send me these layout applications LPDDR4 for iMX8MMini?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks&lt;/P&gt;&lt;P&gt;Serg.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 29 Jul 2019 15:48:08 GMT</pubDate>
    <dc:creator>sergeyserg</dc:creator>
    <dc:date>2019-07-29T15:48:08Z</dc:date>
    <item>
      <title>Layout Design Guide Line for LPDDR4 on i.MX8QX</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Layout-Design-Guide-Line-for-LPDDR4-on-i-MX8QX/m-p/882367#M133767</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Now, we are designing our evaluation board circuit using iMX8QX. &lt;BR /&gt;So we want to know the following specification for LPDDR4 Layout Design Guide Line.&lt;/P&gt;&lt;P&gt;1.Line Length Difference (Differential Pair P/N, CK/DQS)&lt;BR /&gt;2.Line Length Difference (Single - ended, CS/CKE/DMI/CA/DQ)&lt;BR /&gt;3.Space between Differential Pair and Other Traces&lt;BR /&gt;&amp;nbsp;&amp;nbsp; - CK_t/c to CAx, CS_n&lt;BR /&gt;&amp;nbsp;&amp;nbsp; - CK_t/c to CKEx&lt;BR /&gt;&amp;nbsp;&amp;nbsp; - CK_t/c to DQSx_t/c&lt;BR /&gt;&amp;nbsp;&amp;nbsp; - DQS_t/c to DQ&lt;BR /&gt;&amp;nbsp;&amp;nbsp; - DMI to DQ&lt;BR /&gt;4.Characteristic Impedance (Z0)&lt;BR /&gt;5.Differential Impedance (Z0_diff)&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Thanks a lot&lt;BR /&gt;Yoshihiro&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 04 Feb 2019 09:36:59 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Layout-Design-Guide-Line-for-LPDDR4-on-i-MX8QX/m-p/882367#M133767</guid>
      <dc:creator>tanno_yoshihiro</dc:creator>
      <dc:date>2019-02-04T09:36:59Z</dc:date>
    </item>
    <item>
      <title>Re: Layout Design Guide Line for LPDDR4 on i.MX8QX</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Layout-Design-Guide-Line-for-LPDDR4-on-i-MX8QX/m-p/882368#M133768</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Hello,&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&amp;nbsp;&amp;nbsp; I've sent You reply directly. &lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&amp;nbsp; &lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Have a great day,&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Yuri&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;------------------------------------------------------------------------------&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Note: If this post answers your question, please click the Correct Answer &lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;button. Thank you!&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 05 Feb 2019 10:44:01 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Layout-Design-Guide-Line-for-LPDDR4-on-i-MX8QX/m-p/882368#M133768</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2019-02-05T10:44:01Z</dc:date>
    </item>
    <item>
      <title>Re: Layout Design Guide Line for LPDDR4 on i.MX8QX</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Layout-Design-Guide-Line-for-LPDDR4-on-i-MX8QX/m-p/882369#M133769</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Yuri,&lt;/P&gt;&lt;P&gt;Now I am doing pcb design with iMX8MMini and I have got the same questions about layout LPDDR4 only for iMX8MMini. Could you send me these layout applications LPDDR4 for iMX8MMini?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks&lt;/P&gt;&lt;P&gt;Serg.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 29 Jul 2019 15:48:08 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Layout-Design-Guide-Line-for-LPDDR4-on-i-MX8QX/m-p/882369#M133769</guid>
      <dc:creator>sergeyserg</dc:creator>
      <dc:date>2019-07-29T15:48:08Z</dc:date>
    </item>
    <item>
      <title>Re: Layout Design Guide Line for LPDDR4 on i.MX8QX</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Layout-Design-Guide-Line-for-LPDDR4-on-i-MX8QX/m-p/1152858#M161748</link>
      <description>&lt;P&gt;Hi Yuri, it would be possible share the same information regarding iMX8QX + LPDDR4 line impedances?&lt;/P&gt;</description>
      <pubDate>Mon, 14 Sep 2020 10:44:05 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Layout-Design-Guide-Line-for-LPDDR4-on-i-MX8QX/m-p/1152858#M161748</guid>
      <dc:creator>tiagoborth</dc:creator>
      <dc:date>2020-09-14T10:44:05Z</dc:date>
    </item>
    <item>
      <title>Re: Layout Design Guide Line for LPDDR4 on i.MX8QX</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Layout-Design-Guide-Line-for-LPDDR4-on-i-MX8QX/m-p/1153234#M161805</link>
      <description>&lt;P&gt;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/166678"&gt;@tiagoborth&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&lt;A href="https://community.nxp.com/t5/Nominate-to-Knowledge-Base/LPDDR4-line-impedance-on-i-MX8QX/ta-p/1153226" target="_blank"&gt;https://community.nxp.com/t5/Nominate-to-Knowledge-Base/LPDDR4-line-impedance-on-i-MX8QX/ta-p/1153226&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 15 Sep 2020 05:51:51 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Layout-Design-Guide-Line-for-LPDDR4-on-i-MX8QX/m-p/1153234#M161805</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2020-09-15T05:51:51Z</dc:date>
    </item>
    <item>
      <title>Re: Layout Design Guide Line for LPDDR4 on i.MX8QX</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Layout-Design-Guide-Line-for-LPDDR4-on-i-MX8QX/m-p/1422510#M187733</link>
      <description>&lt;P&gt;Hi Yuri,&lt;/P&gt;&lt;P&gt;May I have a copy of the guide doc in pdf? Could you send me through email if it is available to send. Thank you.&lt;/P&gt;</description>
      <pubDate>Thu, 03 Mar 2022 08:13:59 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Layout-Design-Guide-Line-for-LPDDR4-on-i-MX8QX/m-p/1422510#M187733</guid>
      <dc:creator>Okiann</dc:creator>
      <dc:date>2022-03-03T08:13:59Z</dc:date>
    </item>
    <item>
      <title>Re: Layout Design Guide Line for LPDDR4 on i.MX8QX</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Layout-Design-Guide-Line-for-LPDDR4-on-i-MX8QX/m-p/1591540#M200917</link>
      <description>&lt;P&gt;Hi Yuri&amp;nbsp;&lt;/P&gt;&lt;P&gt;can you please send this document to me please&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;A href="mailto:hrudaynath.chaudhari@cummins.com" target="_blank"&gt;hrudaynath.chaudhari@cummins.com&lt;/A&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 01 Feb 2023 19:14:12 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Layout-Design-Guide-Line-for-LPDDR4-on-i-MX8QX/m-p/1591540#M200917</guid>
      <dc:creator>hrudaynath</dc:creator>
      <dc:date>2023-02-01T19:14:12Z</dc:date>
    </item>
  </channel>
</rss>

