<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックPWM assignment</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/PWM-assignment/m-p/870768#M132386</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;i.MX8QXP is supporting 4x PWM channels according to description from "Table 1. i.MX 8QuadXPlus/8DualXPlus advanced features in IMX8QXPAEC Rev.0".&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;When I search PWM pins by Pins tool v5.0, seven pins appeared such as below figure.&lt;/P&gt;&lt;P&gt;It means that PWM0 is able to use only exclusively.&lt;/P&gt;&lt;P&gt;Ex : In case of MIPI_DSI0 is assignment to PWM0, ADMA_LCDIF, LSIO_PWM0 and MIPI_DSI1 can not use PWM0.&lt;/P&gt;&lt;P&gt;Is my understanding correct?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_1.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/67788iDD44BA4FFFDB9F05/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_1.png" alt="pastedImage_1.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;Kazuma Sasaki.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 19 Mar 2019 11:57:39 GMT</pubDate>
    <dc:creator>Kazuma_Sasaki</dc:creator>
    <dc:date>2019-03-19T11:57:39Z</dc:date>
    <item>
      <title>PWM assignment</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/PWM-assignment/m-p/870768#M132386</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;i.MX8QXP is supporting 4x PWM channels according to description from "Table 1. i.MX 8QuadXPlus/8DualXPlus advanced features in IMX8QXPAEC Rev.0".&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;When I search PWM pins by Pins tool v5.0, seven pins appeared such as below figure.&lt;/P&gt;&lt;P&gt;It means that PWM0 is able to use only exclusively.&lt;/P&gt;&lt;P&gt;Ex : In case of MIPI_DSI0 is assignment to PWM0, ADMA_LCDIF, LSIO_PWM0 and MIPI_DSI1 can not use PWM0.&lt;/P&gt;&lt;P&gt;Is my understanding correct?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_1.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/67788iDD44BA4FFFDB9F05/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_1.png" alt="pastedImage_1.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;Kazuma Sasaki.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 19 Mar 2019 11:57:39 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/PWM-assignment/m-p/870768#M132386</guid>
      <dc:creator>Kazuma_Sasaki</dc:creator>
      <dc:date>2019-03-19T11:57:39Z</dc:date>
    </item>
    <item>
      <title>Re: PWM assignment</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/PWM-assignment/m-p/870769#M132387</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; i.MX8QX supports following&amp;nbsp; (separate) PWM channels:&lt;/P&gt;&lt;P&gt;1) 4 general purpose PWMs (in the Low Speed I/O (LSIO));&lt;/P&gt;&lt;P&gt;2) each of two MIPI DSI systems has own PWM to control the remote displays;&lt;/P&gt;&lt;P&gt;3)&amp;nbsp; PWM of the ADMA, intended for the LCDIF.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Yuri&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-------------------------------------------------------------------------------&lt;BR /&gt;Note:&lt;BR /&gt;- If this post answers your question, please click the "Mark Correct" button. Thank you!&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;- We are following threads for 7 weeks after the last post, later replies are ignored&lt;BR /&gt; Please open a new thread and refer to the closed one, if you have a related question at a later point in time.&lt;BR /&gt;-------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 20 Mar 2019 07:26:06 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/PWM-assignment/m-p/870769#M132387</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2019-03-20T07:26:06Z</dc:date>
    </item>
    <item>
      <title>Re: PWM assignment</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/PWM-assignment/m-p/870770#M132388</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Yuri,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I appreciate your support. I got it.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;Kazuma Sasaki.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 20 Mar 2019 11:15:38 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/PWM-assignment/m-p/870770#M132388</guid>
      <dc:creator>Kazuma_Sasaki</dc:creator>
      <dc:date>2019-03-20T11:15:38Z</dc:date>
    </item>
  </channel>
</rss>

