<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Large Code Size of M4  in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/Large-Code-Size-of-M4/m-p/865628#M131828</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Zhiqun&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;one can look on imx-m4fwloader loading m4 code from Linux.&lt;/P&gt;&lt;P&gt;&lt;A class="link-titled" href="https://github.com/NXPmicro/imx-m4fwloader" title="https://github.com/NXPmicro/imx-m4fwloader"&gt;GitHub - NXPmicro/imx-m4fwloader: Tool for loading firmware to M4 core on i.MX6SX and 7D&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 09 Jan 2019 23:07:03 GMT</pubDate>
    <dc:creator>igorpadykov</dc:creator>
    <dc:date>2019-01-09T23:07:03Z</dc:date>
    <item>
      <title>Large Code Size of M4</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Large-Code-Size-of-M4/m-p/865626#M131826</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;As I have seen so far, all the notes and examples of Cortex M4 of iMX7D are using uBoot in A7 to load the code into TCM (I guess OCRAM could be used for that as well) and then run from there.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;But if the code size of M4 is 512k+, can a separated DDR or SRAM be assigned to M4 so uBoot can load the code into it and run from there for M4? If not, if the code size is larger than OCRAM, how to handle the situation? &amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 09 Jan 2019 21:45:06 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Large-Code-Size-of-M4/m-p/865626#M131826</guid>
      <dc:creator>zhiqunhu</dc:creator>
      <dc:date>2019-01-09T21:45:06Z</dc:date>
    </item>
    <item>
      <title>Re: Large Code Size of M4</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Large-Code-Size-of-M4/m-p/865627#M131827</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I have read APP note of An5127, so the same DDR can be used by both A7 and M4, not sure how does that work yet.&amp;nbsp; &lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 09 Jan 2019 23:00:05 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Large-Code-Size-of-M4/m-p/865627#M131827</guid>
      <dc:creator>zhiqunhu</dc:creator>
      <dc:date>2019-01-09T23:00:05Z</dc:date>
    </item>
    <item>
      <title>Re: Large Code Size of M4</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Large-Code-Size-of-M4/m-p/865628#M131828</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Zhiqun&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;one can look on imx-m4fwloader loading m4 code from Linux.&lt;/P&gt;&lt;P&gt;&lt;A class="link-titled" href="https://github.com/NXPmicro/imx-m4fwloader" title="https://github.com/NXPmicro/imx-m4fwloader"&gt;GitHub - NXPmicro/imx-m4fwloader: Tool for loading firmware to M4 core on i.MX6SX and 7D&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 09 Jan 2019 23:07:03 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Large-Code-Size-of-M4/m-p/865628#M131828</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2019-01-09T23:07:03Z</dc:date>
    </item>
  </channel>
</rss>

