<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic IMX8M MIPI-CSI Host Controller: send level? in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/IMX8M-MIPI-CSI-Host-Controller-send-level/m-p/864004#M131703</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;In the driver mxc-mipi-csi2_yav.c, there's a point the function mxc_mipi_csi2_hc_config() where a parameter called "send level" is written to an undocumented register at offset 0188H from the base of the host controller register file.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The value 1 is also written to an undocumented register at offset 0180H and 0184H.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Can anyone tell me what these settings do, and how they were derived?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 25 Jan 2019 19:11:40 GMT</pubDate>
    <dc:creator>john_obendorfer</dc:creator>
    <dc:date>2019-01-25T19:11:40Z</dc:date>
    <item>
      <title>IMX8M MIPI-CSI Host Controller: send level?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8M-MIPI-CSI-Host-Controller-send-level/m-p/864004#M131703</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;In the driver mxc-mipi-csi2_yav.c, there's a point the function mxc_mipi_csi2_hc_config() where a parameter called "send level" is written to an undocumented register at offset 0188H from the base of the host controller register file.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The value 1 is also written to an undocumented register at offset 0180H and 0184H.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Can anyone tell me what these settings do, and how they were derived?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 25 Jan 2019 19:11:40 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8M-MIPI-CSI-Host-Controller-send-level/m-p/864004#M131703</guid>
      <dc:creator>john_obendorfer</dc:creator>
      <dc:date>2019-01-25T19:11:40Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8M MIPI-CSI Host Controller: send level?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8M-MIPI-CSI-Host-Controller-send-level/m-p/864005#M131704</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Hello,&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&amp;nbsp;&amp;nbsp; &lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&amp;nbsp; Appears, some details of the CSI I/F are missed in the Reference Manual (RM). &lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Customers may need wait for the next update of the RM. I do not have &lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;exact schedule for new RM issue.&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&amp;nbsp;&amp;nbsp; The &lt;STRONG&gt;send level&amp;nbsp;&lt;/STRONG&gt;configures the number of entries that must accumulate in the Pixel FIFO&lt;/P&gt;&lt;P class=""&gt;before the data will be transferred to the video output. The exact value needed for this configuration&lt;/P&gt;&lt;P class=""&gt;is dependent on the rate at which the sensor transfers data to the CSI-2 Controller and the user&lt;/P&gt;&lt;P class=""&gt;video clock. &lt;/P&gt;&lt;P class=""&gt;&amp;nbsp; The offset 0180H, bit 0:&amp;nbsp; when set&amp;nbsp; - the interface ignores the Virtual Channel (VC) field in received packets.&lt;BR /&gt;When clear - this causes the interface to only accept packets whose VC matches the value to which VC &lt;/P&gt;&lt;P class=""&gt;is set in the offset 0184H.&lt;/P&gt;&lt;P class=""&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Have a great day,&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Yuri&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;------------------------------------------------------------------------------&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Note: If this post answers your question, please click the Correct Answer &lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;button. Thank you!&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 08 Feb 2019 07:50:51 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8M-MIPI-CSI-Host-Controller-send-level/m-p/864005#M131704</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2019-02-08T07:50:51Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8M MIPI-CSI Host Controller: send level?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8M-MIPI-CSI-Host-Controller-send-level/m-p/864006#M131705</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;How to calculate "send_level", which is a sensor rate dependent value?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 03 Mar 2020 08:50:28 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8M-MIPI-CSI-Host-Controller-send-level/m-p/864006#M131705</guid>
      <dc:creator>koki_sato</dc:creator>
      <dc:date>2020-03-03T08:50:28Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8M MIPI-CSI Host Controller: send level?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8M-MIPI-CSI-Host-Controller-send-level/m-p/864007#M131706</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&amp;nbsp; &lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 11.0pt;"&gt;&amp;nbsp; "The calculation is the classical rate in rate out type of problem.&amp;nbsp; If the video bandwidth is 10% faster &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 11.0pt;"&gt;than the incoming mipi data and the video line length is 500 pixels, then the fifo should be allowed to fill &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 11.0pt;"&gt;to 10% of the line length or 50 pixels or so.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 11.0pt;"&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 11.0pt;"&gt;&amp;nbsp; Again, if the gap data is ok, then the level can be set to 16 and ignored"&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Yuri.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 08 Apr 2020 06:10:42 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8M-MIPI-CSI-Host-Controller-send-level/m-p/864007#M131706</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2020-04-08T06:10:42Z</dc:date>
    </item>
  </channel>
</rss>

