<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic LPDDR4 tuning on DDR tool in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/LPDDR4-tuning-on-DDR-tool/m-p/860559#M131335</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;We use DDR tool 2.1 to tuning our new LPDDR4 memory on iMX8MQ. That pass the Calibration, and do the stress test, the result is fail. When we check "Disable DDR Memory Cache", and retest again, it pass. Then we direct use "Gen Code" and compiler with uboot, the result is my system sometime boot success and sometime boot fail on memory panic. Have any thing we can change on DDR tool or ds file?&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="1.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/75312i2D2171B070658587/image-size/large?v=v2&amp;amp;px=999" role="button" title="1.png" alt="1.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Kevin&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 15 Mar 2019 02:31:45 GMT</pubDate>
    <dc:creator>kevincheng</dc:creator>
    <dc:date>2019-03-15T02:31:45Z</dc:date>
    <item>
      <title>LPDDR4 tuning on DDR tool</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/LPDDR4-tuning-on-DDR-tool/m-p/860559#M131335</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;We use DDR tool 2.1 to tuning our new LPDDR4 memory on iMX8MQ. That pass the Calibration, and do the stress test, the result is fail. When we check "Disable DDR Memory Cache", and retest again, it pass. Then we direct use "Gen Code" and compiler with uboot, the result is my system sometime boot success and sometime boot fail on memory panic. Have any thing we can change on DDR tool or ds file?&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="1.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/75312i2D2171B070658587/image-size/large?v=v2&amp;amp;px=999" role="button" title="1.png" alt="1.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Kevin&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 15 Mar 2019 02:31:45 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/LPDDR4-tuning-on-DDR-tool/m-p/860559#M131335</guid>
      <dc:creator>kevincheng</dc:creator>
      <dc:date>2019-03-15T02:31:45Z</dc:date>
    </item>
    <item>
      <title>Re: LPDDR4 tuning on DDR tool</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/LPDDR4-tuning-on-DDR-tool/m-p/860560#M131336</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp; Disable DDR Memory Cache option,&amp;nbsp; when selected,&amp;nbsp; means, that DDR memory&lt;/P&gt;&lt;P&gt;is mapped as none-cacheable/none-buffable memory when you run stress test.&lt;/P&gt;&lt;P&gt;When using the cache the memory is heavy loaded; such configuration corresponds &amp;nbsp; &lt;/P&gt;&lt;P&gt;OS working. Therefore it makes sense to check the memory more carefully, using&lt;/P&gt;&lt;P class=""&gt;the&amp;nbsp; &lt;SPAN class=""&gt;Hardware Developer’s Guide.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A class="link-titled" href="https://www.nxp.com/docs/en/user-guide/IMX8MDQLQHDG.pdf" title="https://www.nxp.com/docs/en/user-guide/IMX8MDQLQHDG.pdf"&gt;https://www.nxp.com/docs/en/user-guide/IMX8MDQLQHDG.pdf&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;In particular, use&amp;nbsp; section 3.(i.MX 8MDQLQ layout/routing recommendations)&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Have a great day,&lt;BR /&gt;Yuri&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-------------------------------------------------------------------------------&lt;BR /&gt;Note:&lt;BR /&gt;- If this post answers your question, please click the "Mark Correct" button. Thank you!&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;- We are following threads for 7 weeks after the last post, later replies are ignored&lt;BR /&gt; Please open a new thread and refer to the closed one, if you have a related question at a later point in time.&lt;BR /&gt;-------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 15 Mar 2019 06:35:49 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/LPDDR4-tuning-on-DDR-tool/m-p/860560#M131336</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2019-03-15T06:35:49Z</dc:date>
    </item>
  </channel>
</rss>

