<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: About WALAT Setting in MDMISC Register</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/About-WALAT-Setting-in-MDMISC-Register/m-p/853967#M130602</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Hello,&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; Use AN4467 (i.MX 6 Series DDR Calibration); in particular - section 11 (Write Leveling)&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&lt;A class="link-titled" href="https://www.nxp.com/docs/en/application-note/AN4467.pdf" title="https://www.nxp.com/docs/en/application-note/AN4467.pdf"&gt;https://www.nxp.com/docs/en/application-note/AN4467.pdf&lt;/A&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Have a great day,&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Yuri&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;------------------------------------------------------------------------------&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Note: If this post answers your question, please click the Correct Answer &lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;button. Thank you!&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 13 Mar 2019 09:37:38 GMT</pubDate>
    <dc:creator>Yuri</dc:creator>
    <dc:date>2019-03-13T09:37:38Z</dc:date>
    <item>
      <title>About WALAT Setting in MDMISC Register</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/About-WALAT-Setting-in-MDMISC-Register/m-p/853966#M130601</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;Hi,&lt;/DIV&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;DIV&gt;We want to know whether WALAT in MDMISC is set to 1 or 0.&lt;BR /&gt;We executed calibration using ddr_stress_tester_v3.00, and the tool displayed the following message.&lt;/DIV&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;DIV&gt;WARNING: write-leveling calibration value is greater than 1/8 CK.&lt;BR /&gt;&amp;nbsp;Per the reference manual, WALAT must be set to 1 in the register MDMISC(0x021B0018).&lt;BR /&gt;&amp;nbsp;This has been performed automatically. &lt;BR /&gt;&amp;nbsp;However, in addition to updating the calibration values in your DDR initialization, &lt;BR /&gt;&amp;nbsp;it is also REQUIRED change the value of MDMISC in their DDR initialization as follows:&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; MMDC_MDMISC (0x021b0018) =&amp;nbsp; 0x00011740&lt;/DIV&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;DIV&gt;So we set WALAT to 1, but our system was haugup.&lt;BR /&gt;We set WALAT to 0, and our system was not hangup.&lt;BR /&gt;Please tell me your recommend setting.&lt;/DIV&gt;&lt;DIV&gt;Processor of our system board is i.MX6Dual.&lt;/DIV&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;DIV&gt;Best Regards.&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 13 Mar 2019 08:47:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/About-WALAT-Setting-in-MDMISC-Register/m-p/853966#M130601</guid>
      <dc:creator>MasakiHayakawa</dc:creator>
      <dc:date>2019-03-13T08:47:04Z</dc:date>
    </item>
    <item>
      <title>Re: About WALAT Setting in MDMISC Register</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/About-WALAT-Setting-in-MDMISC-Register/m-p/853967#M130602</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Hello,&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; Use AN4467 (i.MX 6 Series DDR Calibration); in particular - section 11 (Write Leveling)&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&lt;A class="link-titled" href="https://www.nxp.com/docs/en/application-note/AN4467.pdf" title="https://www.nxp.com/docs/en/application-note/AN4467.pdf"&gt;https://www.nxp.com/docs/en/application-note/AN4467.pdf&lt;/A&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Have a great day,&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Yuri&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;------------------------------------------------------------------------------&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Note: If this post answers your question, please click the Correct Answer &lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;button. Thank you!&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 13 Mar 2019 09:37:38 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/About-WALAT-Setting-in-MDMISC-Register/m-p/853967#M130602</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2019-03-13T09:37:38Z</dc:date>
    </item>
  </channel>
</rss>

