i.MX6SDL Multi-mode DDR controller(MMDC)

hirosuzu — Wed, 27 Feb 2019 10:50:48 GMT

Dear team,

I would like to ask about MMDC feature.

MMDC supports up to 4 GByte DDR memory space.

Does this feature mean 1 CS channel has 4 GByte address space?

It is described in the Reference Manual "For LPDDR2 2ch x32 up to 2 GB per channel"

Does it mean for LPDDR2 supports up to 4 GByte DDR memory space by 2 CS?

Thanks,

Re: i.MX6SDL Multi-mode DDR controller(MMDC)

igorpadykov — Wed, 27 Feb 2019 23:32:35 GMT

Hi HIROYUKI

for MMDC supported configurations one can check

sect.2.3 DDR mapping to MMDC controller ports i.MX6SDL Reference Manual

http://www.nxp.com/assets/documents/data/en/reference-manuals/IMX6SDLRM.pdf

Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

topic i.MX6SDL Multi-mode DDR controller(MMDC) in i.MX Processors

i.MX6SDL Multi-mode DDR controller(MMDC)

Re: i.MX6SDL Multi-mode DDR controller(MMDC)