<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: I.MX6Q first boot fail!</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/I-MX6Q-first-boot-fail/m-p/847362#M129732</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi tommy&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;may be recommended first to rerun ddr test and update uboot with new&lt;/P&gt;&lt;P&gt;calibration coefficients&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/docs/DOC-105652"&gt;https://community.nxp.com/docs/DOC-105652&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;If this will not help check power-up sequence, use Hardware Guide document for used&lt;/P&gt;&lt;P&gt;processor, pay attention for clocks stability and power supplies. Note that no powered&lt;/P&gt;&lt;P&gt;devices are allowed to be connected to i.MX processor before its power-up (this is requirement of&lt;/P&gt;&lt;P&gt;power-up sequence).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 29 Oct 2018 23:10:25 GMT</pubDate>
    <dc:creator>igorpadykov</dc:creator>
    <dc:date>2018-10-29T23:10:25Z</dc:date>
    <item>
      <title>I.MX6Q first boot fail!</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/I-MX6Q-first-boot-fail/m-p/847361#M129731</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;UL data-v-362bce0e=""&gt;&lt;LI data-v-362bce0e=""&gt;&lt;P data-group="1-1" data-v-362bce0e=""&gt;Cars have ACC and B +,We find that now ACC and B+ are both up, causing the CPU to fail to start;If B+ is turned on continuously and only ACC is disconnected,When I'm only on ACC,it will start up normally;The main difference between the two is only breaking ACC, RTC electricity is always available;Do not understand the main impact of CPU start up?This is still a probabilistic question, and I can work if I change the CPU.If there is a problem, I delay the CPU reset time, which can reduce the probability, but cannot be completely solved!&lt;/P&gt;&lt;P data-group="1-1" data-v-362bce0e=""&gt;&lt;/P&gt;&lt;/LI&gt;&lt;LI data-v-362bce0e=""&gt;Sometimes the power cut takes too long to start,Sometimes breaking 10S can be redone!Can you provide a possible reason, or we can test and verify the method, thank you!&lt;/LI&gt;&lt;/UL&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 29 Oct 2018 10:36:27 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/I-MX6Q-first-boot-fail/m-p/847361#M129731</guid>
      <dc:creator>tommyduan</dc:creator>
      <dc:date>2018-10-29T10:36:27Z</dc:date>
    </item>
    <item>
      <title>Re: I.MX6Q first boot fail!</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/I-MX6Q-first-boot-fail/m-p/847362#M129732</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi tommy&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;may be recommended first to rerun ddr test and update uboot with new&lt;/P&gt;&lt;P&gt;calibration coefficients&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/docs/DOC-105652"&gt;https://community.nxp.com/docs/DOC-105652&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;If this will not help check power-up sequence, use Hardware Guide document for used&lt;/P&gt;&lt;P&gt;processor, pay attention for clocks stability and power supplies. Note that no powered&lt;/P&gt;&lt;P&gt;devices are allowed to be connected to i.MX processor before its power-up (this is requirement of&lt;/P&gt;&lt;P&gt;power-up sequence).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 29 Oct 2018 23:10:25 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/I-MX6Q-first-boot-fail/m-p/847362#M129732</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2018-10-29T23:10:25Z</dc:date>
    </item>
    <item>
      <title>Re: I.MX6Q first boot fail!</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/I-MX6Q-first-boot-fail/m-p/847363#M129733</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I do ddr stress testing,it's ok!I didn't find anything unusual on power up sequence.We need to focus on which electrical timing. And what we need to focus on which Crystal oscillator?The role of 32.768K crystal vibration in the process of power-up?What is the requirement of this crystal vibration?There is no other way to verify that the system is not up.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 30 Oct 2018 15:42:43 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/I-MX6Q-first-boot-fail/m-p/847363#M129733</guid>
      <dc:creator>tommyduan</dc:creator>
      <dc:date>2018-10-30T15:42:43Z</dc:date>
    </item>
  </channel>
</rss>

