<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックExternal debug reset catch debug event not working</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/External-debug-reset-catch-debug-event-not-working/m-p/839243#M128780</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I am developing an external JTAG debugger for some NXP products.&lt;/P&gt;&lt;P&gt;For external debug a&amp;nbsp;Reset Catch debug event should be generated when EDECR.RCE = 1 and the processor exits reset state. If halting debug mode is enabled this should cause the processor to enter debug mode.&lt;/P&gt;&lt;P&gt;This does not seem to work for either i.MX8MQ or i.MX6Q.&lt;/P&gt;&lt;P&gt;When I set&amp;nbsp;&lt;SPAN&gt;EDECR.RCE = 1 and do a reset the processor boots (does not break at reset).&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;When I check the reset state (EDPRSR.R) it actually shows that the processor is in reset state, even though it is booting.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Are there any known issues with external debug reset catch debug events?&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 15 Nov 2018 12:07:44 GMT</pubDate>
    <dc:creator>pauricmcginty</dc:creator>
    <dc:date>2018-11-15T12:07:44Z</dc:date>
    <item>
      <title>External debug reset catch debug event not working</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/External-debug-reset-catch-debug-event-not-working/m-p/839243#M128780</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I am developing an external JTAG debugger for some NXP products.&lt;/P&gt;&lt;P&gt;For external debug a&amp;nbsp;Reset Catch debug event should be generated when EDECR.RCE = 1 and the processor exits reset state. If halting debug mode is enabled this should cause the processor to enter debug mode.&lt;/P&gt;&lt;P&gt;This does not seem to work for either i.MX8MQ or i.MX6Q.&lt;/P&gt;&lt;P&gt;When I set&amp;nbsp;&lt;SPAN&gt;EDECR.RCE = 1 and do a reset the processor boots (does not break at reset).&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;When I check the reset state (EDPRSR.R) it actually shows that the processor is in reset state, even though it is booting.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Are there any known issues with external debug reset catch debug events?&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 15 Nov 2018 12:07:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/External-debug-reset-catch-debug-event-not-working/m-p/839243#M128780</guid>
      <dc:creator>pauricmcginty</dc:creator>
      <dc:date>2018-11-15T12:07:44Z</dc:date>
    </item>
    <item>
      <title>Re: External debug reset catch debug event not working</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/External-debug-reset-catch-debug-event-not-working/m-p/839244#M128781</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Pauric&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;issue may be explained below arm article "Why is my target not responding to debug commands..", as&lt;/P&gt;&lt;P&gt;i.MX6,8 reset is handled by boot rom and System Reset Controller (SRC).&lt;/P&gt;&lt;P&gt;&lt;A class="link-titled" href="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.faqs/ka11528.html" title="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.faqs/ka11528.html"&gt;ARM Information Center&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 26 Nov 2018 10:00:59 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/External-debug-reset-catch-debug-event-not-working/m-p/839244#M128781</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2018-11-26T10:00:59Z</dc:date>
    </item>
    <item>
      <title>Re: External debug reset catch debug event not working</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/External-debug-reset-catch-debug-event-not-working/m-p/839245#M128782</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Thanks Igor.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The link is interesting. However, I'm not sure how it works as I'm pretty certain that hardware breakpoints get cleared by a system reset. I have tried setting a breakpoint at 0x0 and then asserting nSRST but it does not break.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I have tried playing around with the A53 Reset Control Register (SRC_A53RCR0) on i.MX8&amp;nbsp;to assert a reset (instead of using the nSRST pin) and in that case I do see it breaking at 0x0 when&amp;nbsp;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;I set&amp;nbsp;&lt;/SPAN&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff; border: 0px;"&gt;EDECR.RCE = 1. It would be nice if it did the same thing when asserting nSRST.&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 26 Nov 2018 11:36:30 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/External-debug-reset-catch-debug-event-not-working/m-p/839245#M128782</guid>
      <dc:creator>pauricmcginty</dc:creator>
      <dc:date>2018-11-26T11:36:30Z</dc:date>
    </item>
    <item>
      <title>Re: External debug reset catch debug event not working</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/External-debug-reset-catch-debug-event-not-working/m-p/839246#M128783</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Pauric,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;What all things i need to do&amp;nbsp;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;on i.MX8&amp;nbsp;to assert a reset in A53 using&amp;nbsp;&lt;SPAN&gt;Reset Control Register and break at reset (other than&amp;nbsp;&lt;SPAN style="background-color: #ffffff; border: 0px;"&gt;set&amp;nbsp;&lt;/SPAN&gt;&lt;SPAN style="background-color: #ffffff; border: 0px;"&gt;EDECR.RCE = 1)&lt;/SPAN&gt;&amp;nbsp;?&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 30 Jun 2020 12:35:30 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/External-debug-reset-catch-debug-event-not-working/m-p/839246#M128783</guid>
      <dc:creator>ranjith_tc</dc:creator>
      <dc:date>2020-06-30T12:35:30Z</dc:date>
    </item>
  </channel>
</rss>

