<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: i.mx6 cache disable</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-mx6-cache-disable/m-p/837060#M128473</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;arm9 uses PL310 as L2 cache, &lt;/SPAN&gt;if you use linux kernle, it seems you can change it from kernel (&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;arch/arm/mm/cache-l2x0.c)&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 31 Aug 2018 07:23:37 GMT</pubDate>
    <dc:creator>joanxie</dc:creator>
    <dc:date>2018-08-31T07:23:37Z</dc:date>
    <item>
      <title>i.mx6 cache disable</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-mx6-cache-disable/m-p/837059#M128472</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi, I have question about cache disable.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I'm using sabre lite i.mx6 quad processor.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I want to know how to change L2 cache disable.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Would you give me advice?&amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 29 Aug 2018 02:10:53 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-mx6-cache-disable/m-p/837059#M128472</guid>
      <dc:creator>scribnote5</dc:creator>
      <dc:date>2018-08-29T02:10:53Z</dc:date>
    </item>
    <item>
      <title>Re: i.mx6 cache disable</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-mx6-cache-disable/m-p/837060#M128473</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;arm9 uses PL310 as L2 cache, &lt;/SPAN&gt;if you use linux kernle, it seems you can change it from kernel (&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;arch/arm/mm/cache-l2x0.c)&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 31 Aug 2018 07:23:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-mx6-cache-disable/m-p/837060#M128473</guid>
      <dc:creator>joanxie</dc:creator>
      <dc:date>2018-08-31T07:23:37Z</dc:date>
    </item>
  </channel>
</rss>

