<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: PCB design exsample for DDR3 in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/PCB-design-exsample-for-DDR3/m-p/824165#M126759</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;OK.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 18 Sep 2018 02:24:06 GMT</pubDate>
    <dc:creator>george</dc:creator>
    <dc:date>2018-09-18T02:24:06Z</dc:date>
    <item>
      <title>PCB design exsample for DDR3</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/PCB-design-exsample-for-DDR3/m-p/824163#M126757</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi team,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;We have planned the product for i.MX8M with DDR3L.&lt;BR /&gt;Can NXP open the PCB design data which used DDR3 to us?&lt;BR /&gt;It will help our design.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;George&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 14 Sep 2018 00:52:58 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/PCB-design-exsample-for-DDR3/m-p/824163#M126757</guid>
      <dc:creator>george</dc:creator>
      <dc:date>2018-09-14T00:52:58Z</dc:date>
    </item>
    <item>
      <title>Re: PCB design exsample for DDR3</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/PCB-design-exsample-for-DDR3/m-p/824164#M126758</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello George,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Please use the internal ticket for this kind of request.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 17 Sep 2018 12:47:35 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/PCB-design-exsample-for-DDR3/m-p/824164#M126758</guid>
      <dc:creator>jamesbone</dc:creator>
      <dc:date>2018-09-17T12:47:35Z</dc:date>
    </item>
    <item>
      <title>Re: PCB design exsample for DDR3</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/PCB-design-exsample-for-DDR3/m-p/824165#M126759</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;OK.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 18 Sep 2018 02:24:06 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/PCB-design-exsample-for-DDR3/m-p/824165#M126759</guid>
      <dc:creator>george</dc:creator>
      <dc:date>2018-09-18T02:24:06Z</dc:date>
    </item>
  </channel>
</rss>

