<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic How to run the DDR calibration timing processes as part of the boot sequence each time a device is powered on. in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/How-to-run-the-DDR-calibration-timing-processes-as-part-of-the/m-p/814687#M125519</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Dear all,&lt;/P&gt;&lt;P&gt;&lt;A class="jx-jive-macro-user" href="https://community.nxp.com/people/igorpadykov"&gt;igorpadykov&lt;/A&gt;‌&lt;/P&gt;&lt;P&gt;@&lt;A _jive_internal="true" data-content-finding="Community" data-userid="203527" data-username="OliverChen" href="https://community.nxp.com/people/OliverChen" style="color: #3d9ce7; background-color: #ffffff; border: 0px; font-weight: 600; text-decoration: none; font-size: 11.9994px;"&gt;Oliver Chen&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;1)&lt;/STRONG&gt; According to following documentation of AN4467.pdf how the user can&amp;nbsp;force the use of DDR timing calibrations (DQS gating, Write leveling and Write/Read DQS delay calibrations) as part of a routine boot sequence using the DDR controller iterative calibration sequence features using NXP stress tester (DDR calibration tools) tool?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_6.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/67155iBA4A352E1B515F33/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_6.png" alt="pastedImage_6.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Peter.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 22 Aug 2018 05:31:01 GMT</pubDate>
    <dc:creator>peteramond</dc:creator>
    <dc:date>2018-08-22T05:31:01Z</dc:date>
    <item>
      <title>How to run the DDR calibration timing processes as part of the boot sequence each time a device is powered on.</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/How-to-run-the-DDR-calibration-timing-processes-as-part-of-the/m-p/814687#M125519</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Dear all,&lt;/P&gt;&lt;P&gt;&lt;A class="jx-jive-macro-user" href="https://community.nxp.com/people/igorpadykov"&gt;igorpadykov&lt;/A&gt;‌&lt;/P&gt;&lt;P&gt;@&lt;A _jive_internal="true" data-content-finding="Community" data-userid="203527" data-username="OliverChen" href="https://community.nxp.com/people/OliverChen" style="color: #3d9ce7; background-color: #ffffff; border: 0px; font-weight: 600; text-decoration: none; font-size: 11.9994px;"&gt;Oliver Chen&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;1)&lt;/STRONG&gt; According to following documentation of AN4467.pdf how the user can&amp;nbsp;force the use of DDR timing calibrations (DQS gating, Write leveling and Write/Read DQS delay calibrations) as part of a routine boot sequence using the DDR controller iterative calibration sequence features using NXP stress tester (DDR calibration tools) tool?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_6.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/67155iBA4A352E1B515F33/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_6.png" alt="pastedImage_6.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Peter.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 22 Aug 2018 05:31:01 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/How-to-run-the-DDR-calibration-timing-processes-as-part-of-the/m-p/814687#M125519</guid>
      <dc:creator>peteramond</dc:creator>
      <dc:date>2018-08-22T05:31:01Z</dc:date>
    </item>
    <item>
      <title>Re: How to run the DDR calibration timing processes as part of the boot sequence each time a device is powered on.</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/How-to-run-the-DDR-calibration-timing-processes-as-part-of-the/m-p/814688#M125520</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Peter&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;there is no option in i.MX ROM boot flow to invoke calibration sequence, customer&lt;/P&gt;&lt;P&gt;should implement (if needed) such codes himself in own bootloader using AN4467.&lt;/P&gt;&lt;P&gt;Also DDR test does not generate such codes. In general,&lt;/P&gt;&lt;P&gt;there is no need to run calibration on every board, calibration values will typically &lt;BR /&gt;vary from board to board by as much as +/- 8 - 12. Typically when running a calibration &lt;BR /&gt;test, you get the minimum value for which the test works, the maximum value for &lt;BR /&gt;which the test works, and the center point. Average together all the centerpoint &lt;BR /&gt;value to come up with the ideal setting, and then just make sure that value is a &lt;BR /&gt;good margin away (~12) from any of the minimum and maximum values observed &lt;BR /&gt;under any conditions.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 22 Aug 2018 08:32:56 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/How-to-run-the-DDR-calibration-timing-processes-as-part-of-the/m-p/814688#M125520</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2018-08-22T08:32:56Z</dc:date>
    </item>
  </channel>
</rss>

