<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic iMX6SL EVK LPDDR2 Calibration  in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/iMX6SL-EVK-LPDDR2-Calibration/m-p/809234#M124809</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;I am try the iMX6SL EVK board LPDDR2 stress test. using following tools.&lt;/P&gt;&lt;P&gt;MX6SL_MMDC_LPDDR2_register_programming_aid_v1.8.xlsx&amp;nbsp; version spreadsheet .&lt;/P&gt;&lt;P&gt;ddr_stress_tester_v2.80 version calibration tool.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Please check the following configuration are correct.&amp;nbsp;&lt;/P&gt;&lt;P&gt;DDR configuration &lt;BR /&gt;DDR type is LPDDR2 in 1-channel mode. &lt;BR /&gt;Data width: 32, bank num: 8 &lt;BR /&gt;Row size: 14, col size: 10 &lt;BR /&gt;Both chip select CSD0 and CSD1 are used &lt;BR /&gt;Density per chip select: 512MB &lt;BR /&gt;Density per channel: 1024MB&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;But I am not getting the proper calibration value in the DDR stress test, my log file is attached with this,&lt;/P&gt;&lt;P&gt;Please provide any solution to get the proper calibration values in Freescale iMX6SL EVK board.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Harish.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 28 Sep 2018 14:51:04 GMT</pubDate>
    <dc:creator>harishkumarts</dc:creator>
    <dc:date>2018-09-28T14:51:04Z</dc:date>
    <item>
      <title>iMX6SL EVK LPDDR2 Calibration</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX6SL-EVK-LPDDR2-Calibration/m-p/809234#M124809</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;I am try the iMX6SL EVK board LPDDR2 stress test. using following tools.&lt;/P&gt;&lt;P&gt;MX6SL_MMDC_LPDDR2_register_programming_aid_v1.8.xlsx&amp;nbsp; version spreadsheet .&lt;/P&gt;&lt;P&gt;ddr_stress_tester_v2.80 version calibration tool.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Please check the following configuration are correct.&amp;nbsp;&lt;/P&gt;&lt;P&gt;DDR configuration &lt;BR /&gt;DDR type is LPDDR2 in 1-channel mode. &lt;BR /&gt;Data width: 32, bank num: 8 &lt;BR /&gt;Row size: 14, col size: 10 &lt;BR /&gt;Both chip select CSD0 and CSD1 are used &lt;BR /&gt;Density per chip select: 512MB &lt;BR /&gt;Density per channel: 1024MB&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;But I am not getting the proper calibration value in the DDR stress test, my log file is attached with this,&lt;/P&gt;&lt;P&gt;Please provide any solution to get the proper calibration values in Freescale iMX6SL EVK board.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Harish.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 28 Sep 2018 14:51:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX6SL-EVK-LPDDR2-Calibration/m-p/809234#M124809</guid>
      <dc:creator>harishkumarts</dc:creator>
      <dc:date>2018-09-28T14:51:04Z</dc:date>
    </item>
  </channel>
</rss>

