topic Re: i.MX6 ULL PowerUpSeuence in i.MX Processors

i.MX6 ULL PowerUpSeuence

mikitakashi — Tue, 16 Oct 2018 08:09:13 GMT

Please tell us about the following points in Power-Up Sequence of i.MX6ULL.

1. IMX6ULLIEC.pdf (DataSheet) has no sequence description for the following power supply.Would you mind thinking that there is no sequence order if it is after VDD_SNVS_IN?
-NVCC_DRAM
-NVCC_GPIO,NVCC_UART,NVCC_ENET,NVCC_SD1,NVCC_NAND,NVCC_CSI,NVCC_LCD
-VDDA_ADC_3P3,ADC_VREFH

2. Is there any problem with the POWER UP sequence(Step) below?

Also, at Step 4, the NVCC (* 1) power supply is still OFF, but can not leak to the NVCC (* 1) power supply terminal (* 2)?
-Step1 : VDD_SNVS_IN (+3.3V)
-Step2 : VDD_HIGH_IN (+3.3V)
-Step3 : VDD_SOC_IN (+1.35V)
-Step4 : NVCC_DRAM (+1.35V)
-Step5 : NVCC(*1) / VDDA_ADC_3P3 / ADC_VREF(+3.3V)
(*1)NVCC : NVCC_GPIO,NVCC_UART,NVCC_ENET,NVCC_SD1,NVCC_NAND,NVCC_CSI,NVCC_LCD

(*2)e.g. GPIO1 , GPIO2 , GPIO3 , GPIO4 , GPIO5

Thanking you in advance.

Re: i.MX6 ULL PowerUpSeuence

igorpadykov — Tue, 16 Oct 2018 23:31:19 GMT

Hi miki

1. all other power supplies can be powered up in any order after step

described in i.MX6ULL Datasheet sect.4.2.1 Power-Up Sequence:

"VDD_HIGH_IN should be turned on before VDD_SOC_IN."

2. this is correct power up sequence

Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

Re: i.MX6 ULL PowerUpSeuence

mikitakashi — Wed, 17 Oct 2018 23:17:19 GMT

Thank you very much.