<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Display clocks in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/Display-clocks/m-p/789528#M122372</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;In our project we need two clocks running simultaneously:&lt;/P&gt;&lt;P&gt;- one of IPU DI clocks (for example ipu2_di1) at 148.5 MHz&lt;/P&gt;&lt;P&gt;- LDB clock (ldb_di0_div_7) at 74.25 MHz&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Is there any way to do that? We are using IMX6QP.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 24 Sep 2018 10:08:20 GMT</pubDate>
    <dc:creator>jotes</dc:creator>
    <dc:date>2018-09-24T10:08:20Z</dc:date>
    <item>
      <title>Display clocks</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Display-clocks/m-p/789528#M122372</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;In our project we need two clocks running simultaneously:&lt;/P&gt;&lt;P&gt;- one of IPU DI clocks (for example ipu2_di1) at 148.5 MHz&lt;/P&gt;&lt;P&gt;- LDB clock (ldb_di0_div_7) at 74.25 MHz&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Is there any way to do that? We are using IMX6QP.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 24 Sep 2018 10:08:20 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Display-clocks/m-p/789528#M122372</guid>
      <dc:creator>jotes</dc:creator>
      <dc:date>2018-09-24T10:08:20Z</dc:date>
    </item>
    <item>
      <title>Re: Display clocks</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Display-clocks/m-p/789529#M122373</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi jotes&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;seems this could be possible as i.MX6DQP has two IPUs, LDB selection can be performed&lt;/P&gt;&lt;P&gt;using IOMUXC_GPR3 register. Each IPU has two DI interfaces. For clocks one can refer to&lt;/P&gt;&lt;P&gt;IPUx_DIy_CLK_ROOT clocks on Figure 18-3 i.MX6DQP Reference Manual.&lt;/P&gt;&lt;P&gt;&lt;A class="link-titled" href="https://www.nxp.com/docs/en/reference-manual/iMX6DQPRM.pdf" title="https://www.nxp.com/docs/en/reference-manual/iMX6DQPRM.pdf"&gt;https://www.nxp.com/docs/en/reference-manual/iMX6DQPRM.pdf&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 25 Sep 2018 01:37:57 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Display-clocks/m-p/789529#M122373</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2018-09-25T01:37:57Z</dc:date>
    </item>
  </channel>
</rss>

