<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic i.mx7 GPIO open-drain mux? in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-mx7-GPIO-open-drain-mux/m-p/787035#M121938</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;I've been working with the i.mx7 processor for a few years and have always&amp;nbsp;worked around the fact the the GPIO mux doesn't include a ODE bit to enable the gpio as a open-drain output. Does this part just not have a GPIO open-drain&amp;nbsp; output function? I find it&amp;nbsp;hard to believe and am assuming i am just not looking in the correct place in the&amp;nbsp;reference manuals.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Can&amp;nbsp;someone confirm how to enable ODE for the GPIO, if even possible?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks.&lt;/P&gt;&lt;P&gt;Tim&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The typical pad control register looks like this (from the mx7S/D RM):&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_1.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/78165iDB5A5BB3C96AC001/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_1.png" alt="pastedImage_1.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Where from the i.mx6, for example, they pad control looks as follows:&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_2.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/78200iCB0A6C052753FCE9/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_2.png" alt="pastedImage_2.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 21 Nov 2018 23:44:00 GMT</pubDate>
    <dc:creator>tmeyer</dc:creator>
    <dc:date>2018-11-21T23:44:00Z</dc:date>
    <item>
      <title>i.mx7 GPIO open-drain mux?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-mx7-GPIO-open-drain-mux/m-p/787035#M121938</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;I've been working with the i.mx7 processor for a few years and have always&amp;nbsp;worked around the fact the the GPIO mux doesn't include a ODE bit to enable the gpio as a open-drain output. Does this part just not have a GPIO open-drain&amp;nbsp; output function? I find it&amp;nbsp;hard to believe and am assuming i am just not looking in the correct place in the&amp;nbsp;reference manuals.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Can&amp;nbsp;someone confirm how to enable ODE for the GPIO, if even possible?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks.&lt;/P&gt;&lt;P&gt;Tim&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The typical pad control register looks like this (from the mx7S/D RM):&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_1.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/78165iDB5A5BB3C96AC001/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_1.png" alt="pastedImage_1.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Where from the i.mx6, for example, they pad control looks as follows:&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_2.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/78200iCB0A6C052753FCE9/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_2.png" alt="pastedImage_2.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 21 Nov 2018 23:44:00 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-mx7-GPIO-open-drain-mux/m-p/787035#M121938</guid>
      <dc:creator>tmeyer</dc:creator>
      <dc:date>2018-11-21T23:44:00Z</dc:date>
    </item>
    <item>
      <title>Re: i.mx7 GPIO open-drain mux?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-mx7-GPIO-open-drain-mux/m-p/787036#M121939</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello &lt;A _jive_internal="true" class="" data-content-finding="Community" data-userid="40812" data-username="tmeyer" href="https://community.nxp.com/people/tmeyer"&gt;Tim&lt;/A&gt;,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; Yes, i.mx7D pads couldn't be set Open Drain IO mode.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; If you really need OD IO, you can do like this:&lt;/P&gt;&lt;P&gt;(1) external pull up to high via a resistor on a PAD&lt;/P&gt;&lt;P&gt;(2) Setting the GPIO to be INPUT MODE&lt;/P&gt;&lt;P&gt;the pin will OUTPUT 1&lt;/P&gt;&lt;P&gt;(3) Setting the GPIO to OUPUT mode&lt;/P&gt;&lt;P&gt;Set the GPIO to ouput 0.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;That is to say,&amp;nbsp; Open Drain mode is realized by changing IO direction of GPIO.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Have a nice day!&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;weidong&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 22 Nov 2018 05:46:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-mx7-GPIO-open-drain-mux/m-p/787036#M121939</guid>
      <dc:creator>weidong_sun</dc:creator>
      <dc:date>2018-11-22T05:46:44Z</dc:date>
    </item>
  </channel>
</rss>

