<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: i.MX6ULL RAM Selection</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6ULL-RAM-Selection/m-p/783070#M121525</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Mahmoud&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;memory allowable voltages can be found in Table 10. Operating Ranges i.MX6ULL Datasheet &lt;BR /&gt;&lt;A class="jive-link-external-small" href="https://community.nxp.com/external-link.jspa?url=https%3A%2F%2Fwww.nxp.com%2Fdocs%2Fen%2Fdata-sheet%2FIMX6ULLCEC.pdf" rel="nofollow" target="_blank"&gt;https://www.nxp.com/docs/en/data-sheet/IMX6ULLCEC.pdf&lt;/A&gt;&lt;/P&gt;&lt;P&gt;Supported memory row&amp;amp;columns numbers are described in&lt;/P&gt;&lt;P&gt;sect.35.12.1 MMDC Core Control Register (MMDC_MDCTL) i.MX6ULL Reference Manual&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;A class="link-titled" href="http://www.nxp.com/docs/en/reference-manual/IMX6ULLRM.pdf" title="http://www.nxp.com/docs/en/reference-manual/IMX6ULLRM.pdf"&gt;http://www.nxp.com/docs/en/reference-manual/IMX6ULLRM.pdf&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Higher frequency memory also may be used, however i.MX6ULL will work at its frequency 400MHz&lt;/P&gt;&lt;P&gt;as described in sect.4.10.2 MMDC supported DDR3/DDR3L/LPDDR2 configurations Datasheet.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Sat, 13 Oct 2018 00:50:09 GMT</pubDate>
    <dc:creator>igorpadykov</dc:creator>
    <dc:date>2018-10-13T00:50:09Z</dc:date>
    <item>
      <title>i.MX6ULL RAM Selection</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6ULL-RAM-Selection/m-p/783069#M121524</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P style="color: #51626f; background-color: #ffffff; border: 0px;"&gt;Hello..&lt;/P&gt;&lt;P style="color: #51626f; background-color: #ffffff; border: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P style="color: #51626f; background-color: #ffffff; border: 0px;"&gt;I am&amp;nbsp;working on a new project&amp;nbsp;with i.MX6ULL and I need to choose&amp;nbsp;a suitable RAM.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I don't have a previous experience&amp;nbsp;with processor&amp;nbsp;board design.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;In my design I need a 512MB RAM.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I was searching for a reference&amp;nbsp;so I checked&amp;nbsp;the&amp;nbsp;evaluation kit&amp;nbsp;provided&lt;SPAN&gt;&amp;nbsp;by NXP &lt;STRONG&gt;&lt;A href="https://www.nxp.com/docs/en/user-guide/IMX6ULLEVKHUG.pdf"&gt;MCIMX6ULL-EVK&lt;/A&gt;&lt;/STRONG&gt;, and I found that they used this chip&amp;nbsp;&lt;A href="https://www.digikey.com/product-detail/en/micron-technology-inc/MT41K256M16TW-107-P/557-1792-ND/5956623"&gt;&lt;STRONG&gt;MT41K256M16TW-107:P&lt;/STRONG&gt;&lt;/A&gt;&lt;BR /&gt;&lt;BR /&gt;I checked its specs and I found that:&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&lt;STRONG style="color: #283c46; background-color: #faf8f7; font-weight: bold;"&gt;Memory Format :&lt;/STRONG&gt;&lt;SPAN style="color: #283c46; background-color: #faf8f7;"&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;DRAM&lt;/SPAN&gt;&lt;BR style="color: #283c46; background-color: #faf8f7;" /&gt;&lt;STRONG style="color: #283c46; background-color: #faf8f7; font-weight: bold;"&gt;Memory Technology :&lt;/STRONG&gt;&lt;SPAN style="color: #283c46; background-color: #faf8f7;"&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;DDR3L&lt;/SPAN&gt;&lt;BR style="color: #283c46; background-color: #faf8f7;" /&gt;&lt;STRONG style="color: #283c46; background-color: #faf8f7; font-weight: bold;"&gt;Memory Size :&lt;/STRONG&gt;&lt;SPAN style="color: #283c46; background-color: #faf8f7;"&gt;&lt;SPAN&gt; 4Gb (256M x 16)&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;BR style="color: #283c46; background-color: #faf8f7;" /&gt;&lt;STRONG style="color: #283c46; background-color: #faf8f7; font-weight: bold;"&gt;Clock Frequency :&lt;/STRONG&gt;&lt;SPAN style="color: #283c46; background-color: #faf8f7;"&gt;&lt;SPAN&gt; 933&lt;/SPAN&gt;MHz&lt;/SPAN&gt;&lt;BR style="color: #283c46; background-color: #faf8f7;" /&gt;&lt;STRONG style="color: #283c46; background-color: #faf8f7; font-weight: bold;"&gt;Access Time :&lt;/STRONG&gt;&lt;SPAN style="color: #283c46; background-color: #faf8f7;"&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;20ns&lt;/SPAN&gt;&lt;BR style="color: #283c46; background-color: #faf8f7;" /&gt;&lt;STRONG style="color: #283c46; background-color: #faf8f7; font-weight: bold;"&gt;Voltage Supply :&lt;/STRONG&gt;&lt;SPAN style="color: #283c46; background-color: #faf8f7;"&gt;&lt;SPAN&gt; 1.283 V ~ 1.45 V&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;Then, I checked the datasheet of the i.MX6ULL and I found that it supports these type of external memory (16-bit LP-DDR2-800, 16-bit DDR3-800 and DDR3L-800)&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;STRONG&gt;Is 800 represents the clock frequency of the RAM?&amp;nbsp;&lt;/STRONG&gt;if yes, why they used a 933MHz RAM in the evaluation&amp;nbsp;kit?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I searched Digikey for a suitable RAM for my project (according to my understanding) and I found this one &lt;A href="https://www.digikey.com/product-detail/en/alliance-memory-inc/AS4C32M16D3-12BIN/1450-1426-ND/7807068"&gt;AS4C32M16D3-12BIN&lt;/A&gt; and I want to make sure that I didn't miss any details.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="text-decoration: underline;"&gt;&lt;STRONG&gt;My RAM specs are :&amp;nbsp;&lt;/STRONG&gt;&lt;/SPAN&gt;&lt;BR /&gt;&lt;STRONG style="color: #283c46; background-color: #faf8f7; font-weight: bold;"&gt;Memory Format :&lt;/STRONG&gt;&lt;SPAN style="color: #283c46; background-color: #faf8f7;"&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;DRAM&lt;/SPAN&gt;&lt;BR style="color: #283c46; background-color: #faf8f7;" /&gt;&lt;STRONG style="color: #283c46; background-color: #faf8f7; font-weight: bold;"&gt;Memory Technology :&lt;/STRONG&gt;&lt;SPAN style="color: #283c46; background-color: #faf8f7;"&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;DDR3&lt;/SPAN&gt;&lt;BR style="color: #283c46; background-color: #faf8f7;" /&gt;&lt;STRONG style="color: #283c46; background-color: #faf8f7; font-weight: bold;"&gt;Memory Size :&lt;/STRONG&gt;&lt;SPAN style="color: #283c46; background-color: #faf8f7;"&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;512MB (32M x 16)&lt;/SPAN&gt;&lt;BR style="color: #283c46; background-color: #faf8f7;" /&gt;&lt;STRONG style="color: #283c46; background-color: #faf8f7; font-weight: bold;"&gt;Memory Interface :&lt;/STRONG&gt;&lt;SPAN style="color: #283c46; background-color: #faf8f7;"&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;Parallel&lt;/SPAN&gt;&lt;BR style="color: #283c46; background-color: #faf8f7;" /&gt;&lt;STRONG style="color: #283c46; background-color: #faf8f7; font-weight: bold;"&gt;Clock Frequency :&lt;/STRONG&gt;&lt;SPAN style="color: #283c46; background-color: #faf8f7;"&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;800MHz&lt;/SPAN&gt;&lt;BR style="color: #283c46; background-color: #faf8f7;" /&gt;&lt;STRONG style="color: #283c46; background-color: #faf8f7; font-weight: bold;"&gt;Access Time :&lt;/STRONG&gt;&lt;SPAN style="color: #283c46; background-color: #faf8f7;"&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;20ns&lt;/SPAN&gt;&lt;BR style="color: #283c46; background-color: #faf8f7;" /&gt;&lt;STRONG style="color: #283c46; background-color: #faf8f7; font-weight: bold;"&gt;Voltage Supply :&lt;/STRONG&gt;&lt;SPAN style="color: #283c46; background-color: #faf8f7;"&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;1.425 V ~ 1.575 V&lt;/SPAN&gt;&lt;BR style="color: #283c46; background-color: #faf8f7;" /&gt;&lt;STRONG style="color: #283c46; background-color: #faf8f7; font-weight: bold;"&gt;Operating Temperature :&lt;/STRONG&gt;&lt;SPAN style="color: #283c46; background-color: #faf8f7;"&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;-40°C ~ 95°C&amp;nbsp;&lt;BR /&gt;&lt;/SPAN&gt;&lt;BR /&gt;Waiting for your valuable comments&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&lt;SPAN data-sheets-userformat="{&amp;quot;2&amp;quot;:747,&amp;quot;3&amp;quot;:{&amp;quot;1&amp;quot;:0},&amp;quot;4&amp;quot;:{&amp;quot;1&amp;quot;:2,&amp;quot;2&amp;quot;:14281427},&amp;quot;6&amp;quot;:{&amp;quot;1&amp;quot;:[{&amp;quot;1&amp;quot;:2,&amp;quot;2&amp;quot;:0,&amp;quot;5&amp;quot;:[null,2,0]},{&amp;quot;1&amp;quot;:0,&amp;quot;2&amp;quot;:0,&amp;quot;3&amp;quot;:3},{&amp;quot;1&amp;quot;:1,&amp;quot;2&amp;quot;:0,&amp;quot;4&amp;quot;:1}]},&amp;quot;8&amp;quot;:{&amp;quot;1&amp;quot;:[{&amp;quot;1&amp;quot;:2,&amp;quot;2&amp;quot;:0,&amp;quot;5&amp;quot;:[null,2,0]},{&amp;quot;1&amp;quot;:0,&amp;quot;2&amp;quot;:0,&amp;quot;3&amp;quot;:3},{&amp;quot;1&amp;quot;:1,&amp;quot;2&amp;quot;:0,&amp;quot;4&amp;quot;:1}]},&amp;quot;9&amp;quot;:1,&amp;quot;10&amp;quot;:1,&amp;quot;12&amp;quot;:0}" data-sheets-value="{&amp;quot;1&amp;quot;:2,&amp;quot;2&amp;quot;:&amp;quot;AS4C32M16D3-12BIN\nAS4C32M16D3L-12BIN&amp;quot;}" style="font-size: 10pt;"&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="color: #51626f; background-color: #ffffff; border: 0px; font-size: 15px;"&gt;&lt;SPAN style="color: #000a12; background-color: #ffffff; border: 0px; font-weight: inherit; font-size: 15px;"&gt;Many thanks in advance and have a nice day ahead.&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="color: #51626f; background-color: #ffffff; border: 0px; font-size: 15px;"&gt;Best regards,&lt;BR /&gt;Mahmoud&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&lt;SPAN data-sheets-userformat="{&amp;quot;2&amp;quot;:747,&amp;quot;3&amp;quot;:{&amp;quot;1&amp;quot;:0},&amp;quot;4&amp;quot;:{&amp;quot;1&amp;quot;:2,&amp;quot;2&amp;quot;:14281427},&amp;quot;6&amp;quot;:{&amp;quot;1&amp;quot;:[{&amp;quot;1&amp;quot;:2,&amp;quot;2&amp;quot;:0,&amp;quot;5&amp;quot;:[null,2,0]},{&amp;quot;1&amp;quot;:0,&amp;quot;2&amp;quot;:0,&amp;quot;3&amp;quot;:3},{&amp;quot;1&amp;quot;:1,&amp;quot;2&amp;quot;:0,&amp;quot;4&amp;quot;:1}]},&amp;quot;8&amp;quot;:{&amp;quot;1&amp;quot;:[{&amp;quot;1&amp;quot;:2,&amp;quot;2&amp;quot;:0,&amp;quot;5&amp;quot;:[null,2,0]},{&amp;quot;1&amp;quot;:0,&amp;quot;2&amp;quot;:0,&amp;quot;3&amp;quot;:3},{&amp;quot;1&amp;quot;:1,&amp;quot;2&amp;quot;:0,&amp;quot;4&amp;quot;:1}]},&amp;quot;9&amp;quot;:1,&amp;quot;10&amp;quot;:1,&amp;quot;12&amp;quot;:0}" data-sheets-value="{&amp;quot;1&amp;quot;:2,&amp;quot;2&amp;quot;:&amp;quot;AS4C32M16D3-12BIN\nAS4C32M16D3L-12BIN&amp;quot;}" style="font-size: 10pt;"&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 11 Oct 2018 22:23:49 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6ULL-RAM-Selection/m-p/783069#M121524</guid>
      <dc:creator>mahmoud_tolba</dc:creator>
      <dc:date>2018-10-11T22:23:49Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX6ULL RAM Selection</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6ULL-RAM-Selection/m-p/783070#M121525</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Mahmoud&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;memory allowable voltages can be found in Table 10. Operating Ranges i.MX6ULL Datasheet &lt;BR /&gt;&lt;A class="jive-link-external-small" href="https://community.nxp.com/external-link.jspa?url=https%3A%2F%2Fwww.nxp.com%2Fdocs%2Fen%2Fdata-sheet%2FIMX6ULLCEC.pdf" rel="nofollow" target="_blank"&gt;https://www.nxp.com/docs/en/data-sheet/IMX6ULLCEC.pdf&lt;/A&gt;&lt;/P&gt;&lt;P&gt;Supported memory row&amp;amp;columns numbers are described in&lt;/P&gt;&lt;P&gt;sect.35.12.1 MMDC Core Control Register (MMDC_MDCTL) i.MX6ULL Reference Manual&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;A class="link-titled" href="http://www.nxp.com/docs/en/reference-manual/IMX6ULLRM.pdf" title="http://www.nxp.com/docs/en/reference-manual/IMX6ULLRM.pdf"&gt;http://www.nxp.com/docs/en/reference-manual/IMX6ULLRM.pdf&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Higher frequency memory also may be used, however i.MX6ULL will work at its frequency 400MHz&lt;/P&gt;&lt;P&gt;as described in sect.4.10.2 MMDC supported DDR3/DDR3L/LPDDR2 configurations Datasheet.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sat, 13 Oct 2018 00:50:09 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6ULL-RAM-Selection/m-p/783070#M121525</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2018-10-13T00:50:09Z</dc:date>
    </item>
  </channel>
</rss>

