<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic iMX 6 parallel video input in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/iMX-6-parallel-video-input/m-p/772423#M119929</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I have an iMX6 SOM from Variscite that is connected to cameras with a TW9990 sensor.&amp;nbsp; At the moment I have no measurable output from the sensor on the D0 data line into the SOM.&amp;nbsp; Is it possible that I do not have the SOM pins set correctly and this is preventing that chip from being able to drive anything other than a 200 mV level on that data line.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I have modified the device tree as follows&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;BLOCKQUOTE class="jive_macro_quote jive-quote jive_text_macro"&gt;&lt;P&gt;--- a/arch/arm/boot/dts/imx6qdl-var-som.dtsi&lt;BR /&gt;+++ b/arch/arm/boot/dts/imx6qdl-var-som.dtsi&lt;BR /&gt;@@ -166,7 +166,7 @@&lt;BR /&gt; v4l2_cap_0 {&lt;BR /&gt; compatible = "fsl,imx6q-v4l2-capture";&lt;BR /&gt; ipu_id = &amp;lt;0&amp;gt;;&lt;BR /&gt;- csi_id = &amp;lt;1&amp;gt;;&lt;BR /&gt;+ csi_id = &amp;lt;0&amp;gt;;&lt;BR /&gt; mclk_source = &amp;lt;0&amp;gt;;&lt;BR /&gt; status = "okay";&lt;BR /&gt; };&lt;BR /&gt;@@ -256,23 +256,6 @@&lt;BR /&gt; pinctrl-names = "default";&lt;BR /&gt; pinctrl-0 = &amp;lt;&amp;amp;pinctrl_i2c1_2&amp;gt;;&lt;BR /&gt; status = "okay";&lt;BR /&gt;-&lt;BR /&gt;- ov564x_mipi: ov564x_mipi@3c {&lt;BR /&gt;- compatible = "ovti,ov564x_mipi";&lt;BR /&gt;- reg = &amp;lt;0x3c&amp;gt;;&lt;BR /&gt;- clocks = &amp;lt;&amp;amp;clks 200&amp;gt;;&lt;BR /&gt;- clock-names = "csi_mclk";&lt;BR /&gt;-#if 0&lt;BR /&gt;- DOVDD-supply = &amp;lt;&amp;amp;vgen4_reg&amp;gt;; /* 1.8v */&lt;BR /&gt;- AVDD-supply = &amp;lt;&amp;amp;vgen3_reg&amp;gt;; /* 2.8v, rev C board is VGEN3 rev B board is VGEN5 */&lt;BR /&gt;- DVDD-supply = &amp;lt;&amp;amp;vgen2_reg&amp;gt;; /* 1.5v*/&lt;BR /&gt;-#endif&lt;BR /&gt;- pwn-gpios = &amp;lt;&amp;amp;gpio3 13 1&amp;gt;;&lt;BR /&gt;- rst-gpios = &amp;lt;&amp;amp;gpio4 10 0&amp;gt;;&lt;BR /&gt;- csi_id = &amp;lt;1&amp;gt;;&lt;BR /&gt;- mclk = &amp;lt;24000000&amp;gt;;&lt;BR /&gt;- mclk_source = &amp;lt;0&amp;gt;;&lt;BR /&gt;- };&lt;BR /&gt; };&lt;BR /&gt; &lt;BR /&gt; &amp;amp;i2c2 {&lt;BR /&gt;@@ -284,6 +284,21 @@&lt;BR /&gt; 5 /* AIC3X_GPIO2_FUNC_DIGITAL_MIC_INPUT */&lt;BR /&gt; &amp;gt;;&lt;BR /&gt; };&lt;BR /&gt;+ &lt;BR /&gt;+ tw9990: tw9990@44 {&lt;BR /&gt;+ compatible = "intersil,tw9990";&lt;BR /&gt;+ reg = &amp;lt;0x44&amp;gt;;&lt;BR /&gt;+ pinctrl-names = "default";&lt;BR /&gt;+ pinctrl-0 = &amp;lt;&amp;amp;pinctrl_ipu1_2&amp;gt;;&lt;BR /&gt;+ clocks = &amp;lt;&amp;amp;clks 200&amp;gt;;&lt;BR /&gt;+ clock-names = "csi_mclk";&lt;BR /&gt;+ rst-gpios = &amp;lt;&amp;amp;gpio5 16 1&amp;gt;;&lt;BR /&gt;+ csi_id = &amp;lt;0&amp;gt;;&lt;BR /&gt;+ mclk = &amp;lt;27000000&amp;gt;;&lt;BR /&gt;+ mclk_source = &amp;lt;0&amp;gt;;&lt;BR /&gt;+ interrupt-parent = &amp;lt;&amp;amp;gpio3&amp;gt;;&lt;BR /&gt;+ interrupts = &amp;lt;29 0&amp;gt;;&lt;BR /&gt;+ }; &lt;BR /&gt; };&lt;BR /&gt; &lt;BR /&gt; &amp;amp;i2c3 {&lt;BR /&gt;@@ -489,7 +455,6 @@&lt;BR /&gt; MX6QDL_PAD_CSI0_DAT17__IPU1_CSI0_DATA17 0x80000000&lt;BR /&gt; MX6QDL_PAD_CSI0_DAT18__IPU1_CSI0_DATA18 0x80000000&lt;BR /&gt; MX6QDL_PAD_CSI0_DAT19__IPU1_CSI0_DATA19 0x80000000&lt;BR /&gt;- MX6QDL_PAD_CSI0_DATA_EN__IPU1_CSI0_DATA_EN 0x80000000&lt;BR /&gt; MX6QDL_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK 0x80000000&lt;BR /&gt; MX6QDL_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC 0x80000000&lt;BR /&gt; MX6QDL_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC 0x80000000&lt;BR /&gt;@@ -467,6 +469,7 @@&lt;BR /&gt; MX6QDL_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK 0x80000000&lt;BR /&gt; MX6QDL_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC 0x80000000&lt;BR /&gt; MX6QDL_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC 0x80000000&lt;BR /&gt;+ MX6QDL_PAD_DISP0_DAT22__GPIO5_IO16 0x80000000&lt;BR /&gt; &amp;gt;;&lt;BR /&gt; };&lt;BR /&gt;&lt;BR /&gt;&lt;/P&gt;&lt;/BLOCKQUOTE&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I have also made the following modifications to the kernal.&lt;/P&gt;&lt;BLOCKQUOTE class="jive_macro_quote jive-quote jive_text_macro"&gt;&lt;P&gt;--- a/arch/arm/mach-imx/mach-imx6q.c&lt;BR /&gt;+++ b/arch/arm/mach-imx/mach-imx6q.c&lt;BR /&gt;@@ -230,13 +230,13 @@ put_node:&lt;BR /&gt; }&lt;BR /&gt; &lt;BR /&gt; static void __init imx6q_csi_mux_init(void)&lt;BR /&gt; {&lt;BR /&gt; /*&lt;BR /&gt;- * MX6Q SabreSD board:&lt;BR /&gt;+ * MX6Q SabreSD/VAR-SOM-MX6 boards:&lt;BR /&gt; * IPU1 CSI0 connects to parallel interface.&lt;BR /&gt; * Set GPR1 bit 19 to 0x1.&lt;BR /&gt; *&lt;BR /&gt;- * MX6DL SabreSD board:&lt;BR /&gt;+ * MX6DL SabreSD/VAR-SOM-MX6 boards:&lt;BR /&gt; * IPU1 CSI0 connects to parallel interface.&lt;BR /&gt; * Set GPR13 bit 0-2 to 0x4.&lt;BR /&gt; * IPU1 CSI1 connects to MIPI CSI2 virtual channel 1.&lt;BR /&gt;@@ -247,10 +246,12 @@ static void __init imx6q_csi_mux_init(void)&lt;BR /&gt; gpr = syscon_regmap_lookup_by_compatible("fsl,imx6q-iomuxc-gpr");&lt;BR /&gt; if (!IS_ERR(gpr)) {&lt;BR /&gt; if (of_machine_is_compatible("fsl,imx6q-sabresd") ||&lt;BR /&gt;- of_machine_is_compatible("fsl,imx6q-sabreauto"))&lt;BR /&gt;+ of_machine_is_compatible("fsl,imx6q-sabreauto") ||&lt;BR /&gt;+ of_machine_is_compatible("fsl,imx6q-var-som"))&lt;BR /&gt; regmap_update_bits(gpr, IOMUXC_GPR1, 1 &amp;lt;&amp;lt; 19, 1 &amp;lt;&amp;lt; 19);&lt;BR /&gt; else if (of_machine_is_compatible("fsl,imx6dl-sabresd") ||&lt;BR /&gt;- of_machine_is_compatible("fsl,imx6dl-sabreauto"))&lt;BR /&gt;+ of_machine_is_compatible("fsl,imx6dl-sabreauto") ||&lt;BR /&gt;+ of_machine_is_compatible("fsl,imx6dl-var-som"))&lt;BR /&gt; regmap_update_bits(gpr, IOMUXC_GPR13, 0x3F, 0x0C);&lt;BR /&gt; } else {&lt;BR /&gt; pr_err("%s(): failed to find fsl,imx6q-iomux-gpr regmap\n",&lt;/P&gt;&lt;/BLOCKQUOTE&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I am able to talk to the TVIN chip and it is able to detect the type of camera input NTSC or PAL properly.&amp;nbsp; I am not able see any video using gstreamer or my custom program.&amp;nbsp; I am also unable to measure any output on VD0 into the SOM, that just stays at a 200 mV level.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks&lt;/P&gt;&lt;P&gt;&amp;nbsp;- John&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 19 Mar 2018 14:53:42 GMT</pubDate>
    <dc:creator>john_schluechte</dc:creator>
    <dc:date>2018-03-19T14:53:42Z</dc:date>
    <item>
      <title>iMX 6 parallel video input</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX-6-parallel-video-input/m-p/772423#M119929</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I have an iMX6 SOM from Variscite that is connected to cameras with a TW9990 sensor.&amp;nbsp; At the moment I have no measurable output from the sensor on the D0 data line into the SOM.&amp;nbsp; Is it possible that I do not have the SOM pins set correctly and this is preventing that chip from being able to drive anything other than a 200 mV level on that data line.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I have modified the device tree as follows&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;BLOCKQUOTE class="jive_macro_quote jive-quote jive_text_macro"&gt;&lt;P&gt;--- a/arch/arm/boot/dts/imx6qdl-var-som.dtsi&lt;BR /&gt;+++ b/arch/arm/boot/dts/imx6qdl-var-som.dtsi&lt;BR /&gt;@@ -166,7 +166,7 @@&lt;BR /&gt; v4l2_cap_0 {&lt;BR /&gt; compatible = "fsl,imx6q-v4l2-capture";&lt;BR /&gt; ipu_id = &amp;lt;0&amp;gt;;&lt;BR /&gt;- csi_id = &amp;lt;1&amp;gt;;&lt;BR /&gt;+ csi_id = &amp;lt;0&amp;gt;;&lt;BR /&gt; mclk_source = &amp;lt;0&amp;gt;;&lt;BR /&gt; status = "okay";&lt;BR /&gt; };&lt;BR /&gt;@@ -256,23 +256,6 @@&lt;BR /&gt; pinctrl-names = "default";&lt;BR /&gt; pinctrl-0 = &amp;lt;&amp;amp;pinctrl_i2c1_2&amp;gt;;&lt;BR /&gt; status = "okay";&lt;BR /&gt;-&lt;BR /&gt;- ov564x_mipi: ov564x_mipi@3c {&lt;BR /&gt;- compatible = "ovti,ov564x_mipi";&lt;BR /&gt;- reg = &amp;lt;0x3c&amp;gt;;&lt;BR /&gt;- clocks = &amp;lt;&amp;amp;clks 200&amp;gt;;&lt;BR /&gt;- clock-names = "csi_mclk";&lt;BR /&gt;-#if 0&lt;BR /&gt;- DOVDD-supply = &amp;lt;&amp;amp;vgen4_reg&amp;gt;; /* 1.8v */&lt;BR /&gt;- AVDD-supply = &amp;lt;&amp;amp;vgen3_reg&amp;gt;; /* 2.8v, rev C board is VGEN3 rev B board is VGEN5 */&lt;BR /&gt;- DVDD-supply = &amp;lt;&amp;amp;vgen2_reg&amp;gt;; /* 1.5v*/&lt;BR /&gt;-#endif&lt;BR /&gt;- pwn-gpios = &amp;lt;&amp;amp;gpio3 13 1&amp;gt;;&lt;BR /&gt;- rst-gpios = &amp;lt;&amp;amp;gpio4 10 0&amp;gt;;&lt;BR /&gt;- csi_id = &amp;lt;1&amp;gt;;&lt;BR /&gt;- mclk = &amp;lt;24000000&amp;gt;;&lt;BR /&gt;- mclk_source = &amp;lt;0&amp;gt;;&lt;BR /&gt;- };&lt;BR /&gt; };&lt;BR /&gt; &lt;BR /&gt; &amp;amp;i2c2 {&lt;BR /&gt;@@ -284,6 +284,21 @@&lt;BR /&gt; 5 /* AIC3X_GPIO2_FUNC_DIGITAL_MIC_INPUT */&lt;BR /&gt; &amp;gt;;&lt;BR /&gt; };&lt;BR /&gt;+ &lt;BR /&gt;+ tw9990: tw9990@44 {&lt;BR /&gt;+ compatible = "intersil,tw9990";&lt;BR /&gt;+ reg = &amp;lt;0x44&amp;gt;;&lt;BR /&gt;+ pinctrl-names = "default";&lt;BR /&gt;+ pinctrl-0 = &amp;lt;&amp;amp;pinctrl_ipu1_2&amp;gt;;&lt;BR /&gt;+ clocks = &amp;lt;&amp;amp;clks 200&amp;gt;;&lt;BR /&gt;+ clock-names = "csi_mclk";&lt;BR /&gt;+ rst-gpios = &amp;lt;&amp;amp;gpio5 16 1&amp;gt;;&lt;BR /&gt;+ csi_id = &amp;lt;0&amp;gt;;&lt;BR /&gt;+ mclk = &amp;lt;27000000&amp;gt;;&lt;BR /&gt;+ mclk_source = &amp;lt;0&amp;gt;;&lt;BR /&gt;+ interrupt-parent = &amp;lt;&amp;amp;gpio3&amp;gt;;&lt;BR /&gt;+ interrupts = &amp;lt;29 0&amp;gt;;&lt;BR /&gt;+ }; &lt;BR /&gt; };&lt;BR /&gt; &lt;BR /&gt; &amp;amp;i2c3 {&lt;BR /&gt;@@ -489,7 +455,6 @@&lt;BR /&gt; MX6QDL_PAD_CSI0_DAT17__IPU1_CSI0_DATA17 0x80000000&lt;BR /&gt; MX6QDL_PAD_CSI0_DAT18__IPU1_CSI0_DATA18 0x80000000&lt;BR /&gt; MX6QDL_PAD_CSI0_DAT19__IPU1_CSI0_DATA19 0x80000000&lt;BR /&gt;- MX6QDL_PAD_CSI0_DATA_EN__IPU1_CSI0_DATA_EN 0x80000000&lt;BR /&gt; MX6QDL_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK 0x80000000&lt;BR /&gt; MX6QDL_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC 0x80000000&lt;BR /&gt; MX6QDL_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC 0x80000000&lt;BR /&gt;@@ -467,6 +469,7 @@&lt;BR /&gt; MX6QDL_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK 0x80000000&lt;BR /&gt; MX6QDL_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC 0x80000000&lt;BR /&gt; MX6QDL_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC 0x80000000&lt;BR /&gt;+ MX6QDL_PAD_DISP0_DAT22__GPIO5_IO16 0x80000000&lt;BR /&gt; &amp;gt;;&lt;BR /&gt; };&lt;BR /&gt;&lt;BR /&gt;&lt;/P&gt;&lt;/BLOCKQUOTE&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I have also made the following modifications to the kernal.&lt;/P&gt;&lt;BLOCKQUOTE class="jive_macro_quote jive-quote jive_text_macro"&gt;&lt;P&gt;--- a/arch/arm/mach-imx/mach-imx6q.c&lt;BR /&gt;+++ b/arch/arm/mach-imx/mach-imx6q.c&lt;BR /&gt;@@ -230,13 +230,13 @@ put_node:&lt;BR /&gt; }&lt;BR /&gt; &lt;BR /&gt; static void __init imx6q_csi_mux_init(void)&lt;BR /&gt; {&lt;BR /&gt; /*&lt;BR /&gt;- * MX6Q SabreSD board:&lt;BR /&gt;+ * MX6Q SabreSD/VAR-SOM-MX6 boards:&lt;BR /&gt; * IPU1 CSI0 connects to parallel interface.&lt;BR /&gt; * Set GPR1 bit 19 to 0x1.&lt;BR /&gt; *&lt;BR /&gt;- * MX6DL SabreSD board:&lt;BR /&gt;+ * MX6DL SabreSD/VAR-SOM-MX6 boards:&lt;BR /&gt; * IPU1 CSI0 connects to parallel interface.&lt;BR /&gt; * Set GPR13 bit 0-2 to 0x4.&lt;BR /&gt; * IPU1 CSI1 connects to MIPI CSI2 virtual channel 1.&lt;BR /&gt;@@ -247,10 +246,12 @@ static void __init imx6q_csi_mux_init(void)&lt;BR /&gt; gpr = syscon_regmap_lookup_by_compatible("fsl,imx6q-iomuxc-gpr");&lt;BR /&gt; if (!IS_ERR(gpr)) {&lt;BR /&gt; if (of_machine_is_compatible("fsl,imx6q-sabresd") ||&lt;BR /&gt;- of_machine_is_compatible("fsl,imx6q-sabreauto"))&lt;BR /&gt;+ of_machine_is_compatible("fsl,imx6q-sabreauto") ||&lt;BR /&gt;+ of_machine_is_compatible("fsl,imx6q-var-som"))&lt;BR /&gt; regmap_update_bits(gpr, IOMUXC_GPR1, 1 &amp;lt;&amp;lt; 19, 1 &amp;lt;&amp;lt; 19);&lt;BR /&gt; else if (of_machine_is_compatible("fsl,imx6dl-sabresd") ||&lt;BR /&gt;- of_machine_is_compatible("fsl,imx6dl-sabreauto"))&lt;BR /&gt;+ of_machine_is_compatible("fsl,imx6dl-sabreauto") ||&lt;BR /&gt;+ of_machine_is_compatible("fsl,imx6dl-var-som"))&lt;BR /&gt; regmap_update_bits(gpr, IOMUXC_GPR13, 0x3F, 0x0C);&lt;BR /&gt; } else {&lt;BR /&gt; pr_err("%s(): failed to find fsl,imx6q-iomux-gpr regmap\n",&lt;/P&gt;&lt;/BLOCKQUOTE&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I am able to talk to the TVIN chip and it is able to detect the type of camera input NTSC or PAL properly.&amp;nbsp; I am not able see any video using gstreamer or my custom program.&amp;nbsp; I am also unable to measure any output on VD0 into the SOM, that just stays at a 200 mV level.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks&lt;/P&gt;&lt;P&gt;&amp;nbsp;- John&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 19 Mar 2018 14:53:42 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX-6-parallel-video-input/m-p/772423#M119929</guid>
      <dc:creator>john_schluechte</dc:creator>
      <dc:date>2018-03-19T14:53:42Z</dc:date>
    </item>
    <item>
      <title>Re: iMX 6 parallel video input</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX-6-parallel-video-input/m-p/772424#M119930</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi John&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;one can look at OV5642 example for parallel CSI connection in sabre sd spf-27392&lt;/P&gt;&lt;P&gt;schematic p.8:&lt;/P&gt;&lt;P&gt;Schematics (1)&lt;BR /&gt;"Design files, including hardware schematics, Gerbers, and OrCAD files."&lt;BR /&gt;&lt;A class="link-titled" href="https://www.nxp.com/support/developer-resources/hardware-development-tools/sabre-development-system/sabre-platform-for-smart-devices-based-on-the-i.mx-6-series:RDIMX6SABREPLAT?&amp;amp;fpsp=1&amp;amp;tab=Design_Tools_Tab" title="https://www.nxp.com/support/developer-resources/hardware-development-tools/sabre-development-system/sabre-platform-for-smart-devices-based-on-the-i.mx-6-series:RDIMX6SABREPLAT?&amp;amp;fpsp=1&amp;amp;tab=Design_Tools_Tab"&gt;SABRE Platform for Smart Devices|NXP&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;and i.MX6DQ Datasheet Table 66. Camera Input Signal Cross Reference, Format, and Bits Per Cycle&lt;/P&gt;&lt;P&gt;&lt;A class="link-titled" href="http://www.nxp.com/docs/en/data-sheet/IMX6DQCEC.pdf" title="http://www.nxp.com/docs/en/data-sheet/IMX6DQCEC.pdf"&gt;http://www.nxp.com/docs/en/data-sheet/IMX6DQCEC.pdf&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;dts example of ipu&amp;nbsp; parallel port &lt;BR /&gt;pinctrl_ipu1_1: ipu1grp-1 {&lt;/P&gt;&lt;P&gt;linux/arch/arm/boot/dts/imx6qdl-sabreauto.dtsi&lt;/P&gt;&lt;P&gt;&lt;A class="link-titled" href="http://git.freescale.com/git/cgit.cgi/imx/linux-imx.git/tree/arch/arm/boot/dts/imx6qdl-sabreauto.dtsi?h=imx_4.1.15_2.0.0_ga&amp;amp;id=rel_imx_4.1.15_2.0.0_ga" title="http://git.freescale.com/git/cgit.cgi/imx/linux-imx.git/tree/arch/arm/boot/dts/imx6qdl-sabreauto.dtsi?h=imx_4.1.15_2.0.0_ga&amp;amp;id=rel_imx_4.1.15_2.0.0_ga"&gt;linux-imx.git - i.MX Linux Kernel&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 20 Mar 2018 05:51:40 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX-6-parallel-video-input/m-p/772424#M119930</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2018-03-20T05:51:40Z</dc:date>
    </item>
  </channel>
</rss>

