<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: i.MX7D clock source and power up sequence issue</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-MX7D-clock-source-and-power-up-sequence-issue/m-p/770380#M119613</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Igor&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;About question 2, do you have any comments?&lt;/P&gt;&lt;P&gt;I can not found related explanation in the document.&lt;/P&gt;&lt;P&gt;Thanks.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 07 Dec 2017 09:01:56 GMT</pubDate>
    <dc:creator>felixhsu</dc:creator>
    <dc:date>2017-12-07T09:01:56Z</dc:date>
    <item>
      <title>i.MX7D clock source and power up sequence issue</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX7D-clock-source-and-power-up-sequence-issue/m-p/770376#M119609</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi All&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The customer use i.MX7D platform have two issue,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;1. the clock source will start before&amp;nbsp; VDD_SNVS_IN, this situation have any concern?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;2. the i.MX7D with PMIC PF3000, when first time power up have twice trigger PMIC_ON_REQ and NVCC_SD1,&amp;nbsp;this situation is normal or not? how to explanation this phenomenon?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;As below is scope measurement result.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/196i84DB49355EC97CB0/image-size/large?v=v2&amp;amp;px=999" title="scope.png" alt="scope.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 07 Dec 2017 03:00:57 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX7D-clock-source-and-power-up-sequence-issue/m-p/770376#M119609</guid>
      <dc:creator>felixhsu</dc:creator>
      <dc:date>2017-12-07T03:00:57Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX7D clock source and power up sequence issue</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX7D-clock-source-and-power-up-sequence-issue/m-p/770377#M119610</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Felix&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;gt;1. the clock source will start before&amp;nbsp; VDD_SNVS_IN, this situation have any concern?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;no external voltages/signals should be applied to processor before completion power-up sequence.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;gt;2. the i.MX7D with PMIC PF3000, when first time power up have twice trigger PMIC_ON_REQ&lt;/P&gt;&lt;P&gt;&amp;gt;and NVCC_SD1,&amp;nbsp;this situation is normal or not?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;please check power-up sequence and sect.2. i.MX7DS design checklist&lt;/P&gt;&lt;P&gt;Hardware Development Guide for i.MX7Dual and 7Solo Applications Processors&lt;BR /&gt;&lt;A class="jive-link-external-small" href="https://community.nxp.com/external-link.jspa?url=http%3A%2F%2Fwww.nxp.com%2Ffiles%2F32bit%2Fdoc%2Fuser_guide%2FIMX7DSHDG.pdf" rel="nofollow" target="_blank"&gt;http://www.nxp.com/files/32bit/doc/user_guide/IMX7DSHDG.pdf&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 07 Dec 2017 05:12:26 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX7D-clock-source-and-power-up-sequence-issue/m-p/770377#M119610</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2017-12-07T05:12:26Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX7D clock source and power up sequence issue</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX7D-clock-source-and-power-up-sequence-issue/m-p/770378#M119611</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Igor&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;1. so external clock should be same time with&amp;nbsp;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;VDD_SNVS_IN, right?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;2. the &lt;SPAN&gt;Hardware Development&amp;nbsp;&lt;/SPAN&gt;&lt;SPAN&gt;Guide&amp;nbsp;which&amp;nbsp;&lt;/SPAN&gt;part have explanation&amp;nbsp;&lt;SPAN&gt;twice trigger&amp;nbsp;&lt;/SPAN&gt;&lt;/SPAN&gt;PMIC_ON_REQ and NVCC_SD1&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;&lt;SPAN&gt;?&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;&lt;SPAN&gt;Thanks&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 07 Dec 2017 08:17:40 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX7D-clock-source-and-power-up-sequence-issue/m-p/770378#M119611</guid>
      <dc:creator>felixhsu</dc:creator>
      <dc:date>2017-12-07T08:17:40Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX7D clock source and power up sequence issue</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX7D-clock-source-and-power-up-sequence-issue/m-p/770379#M119612</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Felix&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;gt;1. so external clock should be same time with&amp;nbsp;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;VDD_SNVS_IN, right?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;no.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;No external voltages/signals should be applied to processor before completion power-up sequence.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;Best regards&lt;BR /&gt;igor&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 07 Dec 2017 08:22:06 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX7D-clock-source-and-power-up-sequence-issue/m-p/770379#M119612</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2017-12-07T08:22:06Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX7D clock source and power up sequence issue</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX7D-clock-source-and-power-up-sequence-issue/m-p/770380#M119613</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Igor&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;About question 2, do you have any comments?&lt;/P&gt;&lt;P&gt;I can not found related explanation in the document.&lt;/P&gt;&lt;P&gt;Thanks.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 07 Dec 2017 09:01:56 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX7D-clock-source-and-power-up-sequence-issue/m-p/770380#M119613</guid>
      <dc:creator>felixhsu</dc:creator>
      <dc:date>2017-12-07T09:01:56Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX7D clock source and power up sequence issue</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX7D-clock-source-and-power-up-sequence-issue/m-p/770381#M119614</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Felix&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;for question 2 unfortunately I am not aware of documents describing in details.&lt;/P&gt;&lt;P&gt;Suggest follow Hardware Guide.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 07 Dec 2017 09:28:55 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX7D-clock-source-and-power-up-sequence-issue/m-p/770381#M119614</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2017-12-07T09:28:55Z</dc:date>
    </item>
  </channel>
</rss>

