<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: Re: LAN8720A on i.MX28 unstable link</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/LAN8720A-on-i-MX28-unstable-link/m-p/206186#M11864</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Jrtiger.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I don't know if you can compare the situations because we only use one lan port. Perhaps there is only one clock for both ports!? And when you plug out/in the other port the clock changes/halts like written above? The proper solution would be to use an external crystal for ref clock I think.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I'm attaching the patches we wrote anyhow. Perhaps you can use them to fix your case.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards&lt;/P&gt;&lt;P&gt;Oliver&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 19 Sep 2013 06:43:09 GMT</pubDate>
    <dc:creator>olistudent</dc:creator>
    <dc:date>2013-09-19T06:43:09Z</dc:date>
    <item>
      <title>LAN8720A on i.MX28 unstable link</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/LAN8720A-on-i-MX28-unstable-link/m-p/206173#M11851</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Dear community,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I have made a custom iMX28 board based on the mx28evk board using the SMSC LAN8720A Ethernet PHY and for a long time everything seemed to work as intended - at least until I started experience that the ethernet connection was unstable. The link is coming up for 1-2 seconds, then goes down again for a couple of second, comes up and so on... going on forever. Sometimes a reset helps, sometimes it doesn't. If the link comes up in the first try it stays up and the connection is rock stable.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I think I can rule out bad hardware because starting up with u-boot and downloading the kernel through TFTP works perfect every time. This never failed but as soon as Linux tries to start up the ethernet it fails again.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;PHY registers are set to reasonable values, reset timing is correct, signals look fine... I compared how things are done in u-boot and Linux and see no differences concerning the phy setup.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I have struggled with this for several days now and I'm getting no where. Has anyone seen something similar? Or can somebody give me a hint on something to look for?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Help much appreciated,&lt;/P&gt;&lt;P&gt;Dennis&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 12 Dec 2012 13:57:42 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/LAN8720A-on-i-MX28-unstable-link/m-p/206173#M11851</guid>
      <dc:creator>dennisp</dc:creator>
      <dc:date>2012-12-12T13:57:42Z</dc:date>
    </item>
    <item>
      <title>Re: LAN8720A on i.MX28 unstable link</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/LAN8720A-on-i-MX28-unstable-link/m-p/206174#M11852</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Try this patch first:&lt;/P&gt;&lt;P&gt;&lt;A href="http://git.kernel.org/?p=linux/kernel/git/next/linux-next.git;a=commitdiff;h=b629820d18fa65cc598390e4b9712fd5f83ee693;hp=a3cff128c970da8400875c8893d68ac735e783fb" title="http://git.kernel.org/?p=linux/kernel/git/next/linux-next.git;a=commitdiff;h=b629820d18fa65cc598390e4b9712fd5f83ee693;hp=a3cff128c970da8400875c8893d68ac735e783fb"&gt;http://git.kernel.org/?p=linux/kernel/git/next/linux-next.git;a=commitdiff;h=b629820d18fa65cc598390e4b9712fd5f83ee693;hp=a3cff128c970da8400875c8893d68ac735e783fb&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;If you're brave and care for the LPM, try this on top of the above one:&lt;/P&gt;&lt;P&gt;&lt;A href="http://git.kernel.org/?p=linux/kernel/git/next/linux-next.git;a=commitdiff;h=4223dbffed9f89596177ff2b256ef3258b20fa46;hp=f191a1d17f227032c159e5499809f545402b6dc6" title="http://git.kernel.org/?p=linux/kernel/git/next/linux-next.git;a=commitdiff;h=4223dbffed9f89596177ff2b256ef3258b20fa46;hp=f191a1d17f227032c159e5499809f545402b6dc6"&gt;http://git.kernel.org/?p=linux/kernel/git/next/linux-next.git;a=commitdiff;h=4223dbffed9f89596177ff2b256ef3258b20fa46;hp=f191a1d17f227032c159e5499809f545402b6dc6&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;It's a bug in the LAN8720A, where enabling the low-power mode will cause the PHY to crap up. We use Micrel PHYs on our boards and they just work as expected.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sat, 15 Dec 2012 00:29:24 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/LAN8720A-on-i-MX28-unstable-link/m-p/206174#M11852</guid>
      <dc:creator>MarekVasut</dc:creator>
      <dc:date>2012-12-15T00:29:24Z</dc:date>
    </item>
    <item>
      <title>Re: LAN8720A on i.MX28 unstable link</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/LAN8720A-on-i-MX28-unstable-link/m-p/206175#M11853</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Marek&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks for your reply. I already tried the above patch without any luck.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;However I have managed to fix the problem. It seems that some conditions are not met during the hardware reset of the PHY. When the FEC driver loads it calls enet_gpio_init() which asserts the RESETn pin for 50ms. From what I can see on a scope my theory is that the clock is unstable during this reset. So I added the hardware reset routine during the PHY lan87xx_config_init() and now it works perfectly.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I am still to find out why the reset from the FEC driver does not work on my board when it works on the evaluation board. I have observed on both boards that ENET_CLK is idling at 25 MHz during the reset and when the FEC is enabled the clock runs at 50 MHz (which is should).&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sun, 16 Dec 2012 10:38:53 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/LAN8720A-on-i-MX28-unstable-link/m-p/206175#M11853</guid>
      <dc:creator>dennisp</dc:creator>
      <dc:date>2012-12-16T10:38:53Z</dc:date>
    </item>
    <item>
      <title>Re: LAN8720A on i.MX28 unstable link</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/LAN8720A-on-i-MX28-unstable-link/m-p/206176#M11854</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;These DT props might be interesting for you:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;- phy-reset-gpios : Should specify the gpio for phy reset&lt;/P&gt;&lt;P&gt;- phy-reset-duration : Reset duration in milliseconds.&amp;nbsp; Should present&lt;/P&gt;&lt;P&gt;&amp;nbsp; only if property "phy-reset-gpios" is available.&amp;nbsp; Missing the property&lt;/P&gt;&lt;P&gt;&amp;nbsp; will have the duration be 1 millisecond.&amp;nbsp; Numbers greater than 1000 are&lt;/P&gt;&lt;P&gt;&amp;nbsp; invalid and 1 millisecond will be used instead.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;See Documentation/devicetree/bindings/net/fsl-fec.txt in upstream kernel. I'm sure there's similar options for non-DT case.&lt;/P&gt;&lt;P&gt;&lt;SPAN class="mce_paste_marker"&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sun, 16 Dec 2012 18:45:59 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/LAN8720A-on-i-MX28-unstable-link/m-p/206176#M11854</guid>
      <dc:creator>MarekVasut</dc:creator>
      <dc:date>2012-12-16T18:45:59Z</dc:date>
    </item>
    <item>
      <title>Re: LAN8720A on i.MX28 unstable link</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/LAN8720A-on-i-MX28-unstable-link/m-p/206177#M11855</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Dennis.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;We are observing the same behaviour. During the MAC reset the clock runs with only 25 MHz (mii mode) instead of 50 MHz (rmii mode) for a short time. This sometimes confuses the PHY so it will not respond to link changes anymore. The only way ist to reboot the device. &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Did you get any further with this problem until now?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;You are talking about a hardware reset routine? I assume you are triggering the gpio pin directly to reset the PHY?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards&lt;/P&gt;&lt;P&gt;Oliver&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 06 Mar 2013 19:56:55 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/LAN8720A-on-i-MX28-unstable-link/m-p/206177#M11855</guid>
      <dc:creator>olistudent</dc:creator>
      <dc:date>2013-03-06T19:56:55Z</dc:date>
    </item>
    <item>
      <title>Re: LAN8720A on i.MX28 unstable link</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/LAN8720A-on-i-MX28-unstable-link/m-p/206178#M11856</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I observed something similar, try this patch:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="http://git.kernel.org/cgit/linux/kernel/git/stable/linux-stable.git/commit/?id=b629820d18fa65cc598390e4b9712fd5f83ee693" title="http://git.kernel.org/cgit/linux/kernel/git/stable/linux-stable.git/commit/?id=b629820d18fa65cc598390e4b9712fd5f83ee693"&gt;linux/kernel/git/stable/linux-stable.git - Unnamed repository; edit this file 'description' to name the repository.&lt;/A&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 06 Mar 2013 20:15:53 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/LAN8720A-on-i-MX28-unstable-link/m-p/206178#M11856</guid>
      <dc:creator>MarekVasut</dc:creator>
      <dc:date>2013-03-06T20:15:53Z</dc:date>
    </item>
    <item>
      <title>Re: LAN8720A on i.MX28 unstable link</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/LAN8720A-on-i-MX28-unstable-link/m-p/206179#M11857</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Marek.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;We switched from smsc to generic phy driver during our tests. The generic version doesn't support the power management feature. So this should not be the problem.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards&lt;/P&gt;&lt;P&gt;Oliver&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 06 Mar 2013 20:29:07 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/LAN8720A-on-i-MX28-unstable-link/m-p/206179#M11857</guid>
      <dc:creator>olistudent</dc:creator>
      <dc:date>2013-03-06T20:29:07Z</dc:date>
    </item>
    <item>
      <title>Re: LAN8720A on i.MX28 unstable link</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/LAN8720A-on-i-MX28-unstable-link/m-p/206180#M11858</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Why is that so, the smsc phy driver seems to be more fitting and advanced.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 06 Mar 2013 20:43:42 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/LAN8720A-on-i-MX28-unstable-link/m-p/206180#M11858</guid>
      <dc:creator>MarekVasut</dc:creator>
      <dc:date>2013-03-06T20:43:42Z</dc:date>
    </item>
    <item>
      <title>Re: LAN8720A on i.MX28 unstable link</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/LAN8720A-on-i-MX28-unstable-link/m-p/206181#M11859</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;We solved the problem through keeping the PHY in reset while the fec restarts. I will post a link to the patch when it is available.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sun, 07 Apr 2013 13:00:41 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/LAN8720A-on-i-MX28-unstable-link/m-p/206181#M11859</guid>
      <dc:creator>olistudent</dc:creator>
      <dc:date>2013-04-07T13:00:41Z</dc:date>
    </item>
    <item>
      <title>Re: LAN8720A on i.MX28 unstable link</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/LAN8720A-on-i-MX28-unstable-link/m-p/206182#M11860</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Oliver,&lt;/P&gt;&lt;P&gt;I am also facing the same unstable Link issue (same like Dennis issue) on ksz9021 smsc phy&lt;/P&gt;&lt;P&gt;Chip Name : i.MX6DL/Solo&lt;/P&gt;&lt;P&gt;please Advice me to solve this issue&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks in Advance&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;J.P.Raja&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 10 Apr 2013 09:02:20 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/LAN8720A-on-i-MX28-unstable-link/m-p/206182#M11860</guid>
      <dc:creator>Raana</dc:creator>
      <dc:date>2013-04-10T09:02:20Z</dc:date>
    </item>
    <item>
      <title>Re: LAN8720A on i.MX28 unstable link</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/LAN8720A-on-i-MX28-unstable-link/m-p/206183#M11861</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Oliver,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The fix you did is for what kernel version?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 10 Apr 2013 13:48:19 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/LAN8720A-on-i-MX28-unstable-link/m-p/206183#M11861</guid>
      <dc:creator>fabio_estevam</dc:creator>
      <dc:date>2013-04-10T13:48:19Z</dc:date>
    </item>
    <item>
      <title>Re: LAN8720A on i.MX28 unstable link</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/LAN8720A-on-i-MX28-unstable-link/m-p/206184#M11862</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;@Raana&lt;/P&gt;&lt;P&gt;Dennis and I are using a LAN8270A on a mx28 board. So I doubt it's the same issue. You will have to adopt the fix for your board...&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;@Fabio&lt;/P&gt;&lt;P&gt;The fix is for fsl 2.6.35. It includes some backports (fec fixes) from mainline and the mentioned workaround. It's not written by me. I will try to follow the kernel patch submit guideline and send it in the next few days.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards&lt;/P&gt;&lt;P&gt;Oliver&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 10 Apr 2013 21:16:43 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/LAN8720A-on-i-MX28-unstable-link/m-p/206184#M11862</guid>
      <dc:creator>olistudent</dc:creator>
      <dc:date>2013-04-10T21:16:43Z</dc:date>
    </item>
    <item>
      <title>Re: LAN8720A on i.MX28 unstable link</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/LAN8720A-on-i-MX28-unstable-link/m-p/206185#M11863</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Oliver :&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I also have the same problem , when I connection with two LAN port, &lt;/P&gt;&lt;P&gt;And plug out one port then plug in again , two LAN port will reset and unstable&lt;/P&gt;&lt;P&gt;How's your solution ? and can you advise me . &lt;/P&gt;&lt;P&gt;thanks lot&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 18 Sep 2013 07:37:05 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/LAN8720A-on-i-MX28-unstable-link/m-p/206185#M11863</guid>
      <dc:creator>jrtigerlee</dc:creator>
      <dc:date>2013-09-18T07:37:05Z</dc:date>
    </item>
    <item>
      <title>Re: Re: LAN8720A on i.MX28 unstable link</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/LAN8720A-on-i-MX28-unstable-link/m-p/206186#M11864</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Jrtiger.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I don't know if you can compare the situations because we only use one lan port. Perhaps there is only one clock for both ports!? And when you plug out/in the other port the clock changes/halts like written above? The proper solution would be to use an external crystal for ref clock I think.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I'm attaching the patches we wrote anyhow. Perhaps you can use them to fix your case.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards&lt;/P&gt;&lt;P&gt;Oliver&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 19 Sep 2013 06:43:09 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/LAN8720A-on-i-MX28-unstable-link/m-p/206186#M11864</guid>
      <dc:creator>olistudent</dc:creator>
      <dc:date>2013-09-19T06:43:09Z</dc:date>
    </item>
    <item>
      <title>Re: LAN8720A on i.MX28 unstable link</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/LAN8720A-on-i-MX28-unstable-link/m-p/206187#M11865</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Oliver :&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks for your patch although it's not helpful to me .&lt;/P&gt;&lt;P&gt;I found it's hardware limitation &lt;BR /&gt;&lt;A _jive_internal="true" href="https://community.nxp.com/docs/DOC-94983"&gt;https://community.freescale.com/docs/DOC-94983&lt;/A&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 22 Oct 2013 09:24:57 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/LAN8720A-on-i-MX28-unstable-link/m-p/206187#M11865</guid>
      <dc:creator>jrtigerlee</dc:creator>
      <dc:date>2013-10-22T09:24:57Z</dc:date>
    </item>
  </channel>
</rss>

