<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: How to access SNVS_LPCR[TOP] by software on i.MX6 in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/How-to-access-SNVS-LPCR-TOP-by-software-on-i-MX6/m-p/758129#M117895</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;It is a sabre lite by Boundary Devices, but I also have a Sabre SD I could test on (I'm working on the Sabre Lite at the moment). How can I check this connection ? Is it done by software or should I check the hw specs ?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 15 Mar 2018 09:18:26 GMT</pubDate>
    <dc:creator>vsiles</dc:creator>
    <dc:date>2018-03-15T09:18:26Z</dc:date>
    <item>
      <title>How to access SNVS_LPCR[TOP] by software on i.MX6</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/How-to-access-SNVS-LPCR-TOP-by-software-on-i-MX6/m-p/758124#M117890</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Following my investigation on &lt;A href="https://community.nxp.com/message/995605"&gt;https://community.nxp.com/message/995605&lt;/A&gt; , is it possible to assert SNVS_LPCR[TOP] by software to trigger a software power off ? I'm trying to write to it (after setting SNVS_LPCR[DP_EN]) but I never see the bit set to 1 and the poweroff never happens.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Are there special requirements to do so ? I'm at Supervisor EL1 Secure Mode (TZ) in Non-Secure Mode (SNVS, SSM_ST = 0xb)&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 14 Mar 2018 17:58:40 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/How-to-access-SNVS-LPCR-TOP-by-software-on-i-MX6/m-p/758124#M117890</guid>
      <dc:creator>vsiles</dc:creator>
      <dc:date>2018-03-14T17:58:40Z</dc:date>
    </item>
    <item>
      <title>Re: How to access SNVS_LPCR[TOP] by software on i.MX6</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/How-to-access-SNVS-LPCR-TOP-by-software-on-i-MX6/m-p/758125#M117891</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Vincent&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;one can look at example on&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/docs/DOC-97660"&gt;Q&amp;amp;amp;A: How is mx6 PMIC_ON_REQ under SW control?&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 14 Mar 2018 23:19:57 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/How-to-access-SNVS-LPCR-TOP-by-software-on-i-MX6/m-p/758125#M117891</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2018-03-14T23:19:57Z</dc:date>
    </item>
    <item>
      <title>Re: How to access SNVS_LPCR[TOP] by software on i.MX6</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/How-to-access-SNVS-LPCR-TOP-by-software-on-i-MX6/m-p/758126#M117892</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi !&lt;/P&gt;&lt;P&gt;I already got a first look at this document a couple days ago but it didn't make much sense to me at the time. I'll try to understand it better before asking more information. Thank you for your time !&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 15 Mar 2018 08:01:12 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/How-to-access-SNVS-LPCR-TOP-by-software-on-i-MX6/m-p/758126#M117892</guid>
      <dc:creator>vsiles</dc:creator>
      <dc:date>2018-03-15T08:01:12Z</dc:date>
    </item>
    <item>
      <title>Re: How to access SNVS_LPCR[TOP] by software on i.MX6</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/How-to-access-SNVS-LPCR-TOP-by-software-on-i-MX6/m-p/758127#M117893</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Dear &lt;A class="jx-jive-macro-user" href="https://community.nxp.com/people/igorpadykov"&gt;igorpadykov&lt;/A&gt;‌&lt;/P&gt;&lt;P&gt;From what I gather from &lt;A class="jx-jive-macro-user" href="https://community.nxp.com/people/mariusviorelgrigoras-b32331"&gt;mariusviorelgrigoras-b32331&lt;/A&gt;‌'s answer and the link you posted, is that I should be able to poweroff the board by writing 0x60 to SNVS_LPCR (bit TOP and DP_EN).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;What can I do to check it actually works: I tried to write them both (at the same time, or DP_EN, and then TOP) and:&lt;/P&gt;&lt;P&gt;- I never see the bit TOP set whereas the doc says it should be set to 1 during the shutdown sequence&lt;/P&gt;&lt;P&gt;- My boards continues to run code without powering down&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I didn't messed much with the IOMUX pads (didn't change much after u-boot's configuration) so maybe I need to change some things here so the PMIC_ON_REQ signal is correctly routed ? My goal is to power down the board, and I don't see to be able to correctly write to SNVS_LPCR. Do I need to configure something before doing this write ?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 15 Mar 2018 08:58:01 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/How-to-access-SNVS-LPCR-TOP-by-software-on-i-MX6/m-p/758127#M117893</guid>
      <dc:creator>vsiles</dc:creator>
      <dc:date>2018-03-15T08:58:01Z</dc:date>
    </item>
    <item>
      <title>Re: How to access SNVS_LPCR[TOP] by software on i.MX6</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/How-to-access-SNVS-LPCR-TOP-by-software-on-i-MX6/m-p/758128#M117894</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Vincent,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Is this a customer board I think, right?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;In this case, please make sure you have connected PMIC_ON_REQ to PMIC_PWRON. Without these connected, that patch will not work.&amp;nbsp;&lt;/P&gt;&lt;P&gt;By default, as far I know, PMIC_ON_REQ should connect directly to SNVS_PMIC_ON_REQ.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Marius&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 15 Mar 2018 09:09:29 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/How-to-access-SNVS-LPCR-TOP-by-software-on-i-MX6/m-p/758128#M117894</guid>
      <dc:creator>marius_grigoras</dc:creator>
      <dc:date>2018-03-15T09:09:29Z</dc:date>
    </item>
    <item>
      <title>Re: How to access SNVS_LPCR[TOP] by software on i.MX6</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/How-to-access-SNVS-LPCR-TOP-by-software-on-i-MX6/m-p/758129#M117895</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;It is a sabre lite by Boundary Devices, but I also have a Sabre SD I could test on (I'm working on the Sabre Lite at the moment). How can I check this connection ? Is it done by software or should I check the hw specs ?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 15 Mar 2018 09:18:26 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/How-to-access-SNVS-LPCR-TOP-by-software-on-i-MX6/m-p/758129#M117895</guid>
      <dc:creator>vsiles</dc:creator>
      <dc:date>2018-03-15T09:18:26Z</dc:date>
    </item>
    <item>
      <title>Re: How to access SNVS_LPCR[TOP] by software on i.MX6</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/How-to-access-SNVS-LPCR-TOP-by-software-on-i-MX6/m-p/758130#M117896</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I contacted Boundary Devices, and they don't have a PMIC on the sabre lite, which explains why it doesn't work. Thank you for all your support !&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 15 Mar 2018 10:23:21 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/How-to-access-SNVS-LPCR-TOP-by-software-on-i-MX6/m-p/758130#M117896</guid>
      <dc:creator>vsiles</dc:creator>
      <dc:date>2018-03-15T10:23:21Z</dc:date>
    </item>
  </channel>
</rss>

