<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: iMX6 LVDS -24 bit mapping in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/iMX6-LVDS-24-bit-mapping/m-p/757552#M117835</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Please refer to attached OpenLDI Specification document and compare the data mapping, given on the Figure 5-3 of this document, with the i.MX6 24-bit LVDS data mapping, given in the Table 39-6 of the i.MX6Dual/Quad Reference Manual document. As it can be seen, the answer is: yes, the LVDS data mapping is denoted correctly for the i.MX6 processors, and B6, B7, G6, G7, R6, R7 mean the MSB color bits.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Artur&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 14 Nov 2017 09:10:41 GMT</pubDate>
    <dc:creator>art</dc:creator>
    <dc:date>2017-11-14T09:10:41Z</dc:date>
    <item>
      <title>iMX6 LVDS -24 bit mapping</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX6-LVDS-24-bit-mapping/m-p/757551#M117834</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;I am not clear about the 24 bit&amp;nbsp;SPWG/PSWG/VESA&amp;nbsp; data mapping given in imx6 technical reference manual section&amp;nbsp;39.5.2. In below table 39.6, R6,G6,B6 represents LSB color bit&amp;nbsp; or 6th color bits ?&amp;nbsp; ( when&amp;nbsp;BIT_MAPPING_CH0 = 0 ,SPWG and&amp;nbsp;DATA_WIDTH_CH0=1, 24 bit)&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/20681iF4CAB8F680A5B98F/image-size/large?v=v2&amp;amp;px=999" title="pastedImage_1.png" alt="pastedImage_1.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I am trying to interface 2 different 24 bit parallel RGB display with imx6 using LVDS0 port with Ti's deserilizer chip,&amp;nbsp;DS90CF384A.&amp;nbsp; In the below figure (table 1) R6 is LSB , R7 is LSB +1 , R0 is LSB+2 ,... and R5 is MSB and it is similar for Green and Blue data.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/20987i09FD5CA53E465C11/image-size/large?v=v2&amp;amp;px=999" title="pastedImage_4.png" alt="pastedImage_4.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp;&lt;span class="lia-inline-image-display-wrapper"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/20988iA1262E76555F5174/image-size/large?v=v2&amp;amp;px=999" title="pastedImage_2.png" alt="pastedImage_2.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/21023iD09C6935288AA083/image-size/large?v=v2&amp;amp;px=999" title="pastedImage_3.png" alt="pastedImage_3.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;By comparing&amp;nbsp; deserializer chip mapping and imx6 bit mapping,&amp;nbsp; the data coming out of imx6 at&amp;nbsp; LVDSn_DATA3 lane&amp;nbsp; &amp;nbsp;( B6 B7 G6 G7 R6 R7 ) should be LSB in 24 bit map. is this correct?&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;If i considered&amp;nbsp;&lt;SPAN&gt;the data coming out of imx6 at&amp;nbsp; LVDSn_DATA3 lane (B6 B7 G6 G7 R6 R7 ) as MSB bits, one&amp;nbsp; display is working properly and another 24 bit display doesn't work in this mapping ( corrupted colors)&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt; if I considered those data as LSB as per deserilizer chip both displays images are not proper. can anyone confirm iMX6 side data mapping properly for 18 bit mode and 24 bit mode? Particularly for&amp;nbsp;LVDSn_DATA3 lane.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Thanks,.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Tamilarasn&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 07 Nov 2017 15:15:33 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX6-LVDS-24-bit-mapping/m-p/757551#M117834</guid>
      <dc:creator>tamilarasane</dc:creator>
      <dc:date>2017-11-07T15:15:33Z</dc:date>
    </item>
    <item>
      <title>Re: iMX6 LVDS -24 bit mapping</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX6-LVDS-24-bit-mapping/m-p/757552#M117835</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Please refer to attached OpenLDI Specification document and compare the data mapping, given on the Figure 5-3 of this document, with the i.MX6 24-bit LVDS data mapping, given in the Table 39-6 of the i.MX6Dual/Quad Reference Manual document. As it can be seen, the answer is: yes, the LVDS data mapping is denoted correctly for the i.MX6 processors, and B6, B7, G6, G7, R6, R7 mean the MSB color bits.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Artur&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 14 Nov 2017 09:10:41 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX6-LVDS-24-bit-mapping/m-p/757552#M117835</guid>
      <dc:creator>art</dc:creator>
      <dc:date>2017-11-14T09:10:41Z</dc:date>
    </item>
  </channel>
</rss>

