Question, i.MX6ULL EIM

SLICE — Wed, 24 Jan 2018 05:30:51 GMT

Dear team,

I would like to ask about the description of i.MX6ULL which is written in its reference manual(IMX6ULLRM Rev.1).

At chapter 21.9.5 ‘Chip Select n Write Configuration Register 1(EIM_CSnWCR1)’, the following descriptions are written for WBEN.

“xxx x EIM clock cycles between end of access and WE negation.”

My customer thinks the above statement is wrong, and the correct is;

“xxx x EIM clock cycles between end of access and BE negation.”

Is it true?

And they think the following statements are wrong also.

As for the discription of WEN (in same table as above),

“xxx x EIM clock cycles between beginning of access and WE assertion” is wrong.

“xxx x EIM clock cycles between end of access and WE negation” is correct.

Is it true?

Thanks,

Miyamoto

Re: Question, i.MX6ULL EIM

Yuri — Wed, 24 Jan 2018 06:37:43 GMT

Hello,

Correct. It should be “…BE negation” instead of “…WE negation”.

It should be “…EIM clock cycles between end of access and WE negation” instead of

“…EIM clock cycles between beginning of access and WE assertion”.

Thanks for this info, I will forward it to the doc team.

Have a great day,
Yuri

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

i.MX ProcessorsのトピックRe: Question, i.MX6ULL EIM

Question, i.MX6ULL EIM

Re: Question, i.MX6ULL EIM