<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: QWKS-SCM-IMX6DQ schematic clarification in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/QWKS-SCM-IMX6DQ-schematic-clarification/m-p/746497#M116148</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Thanks for the reply&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Just confirm, are the R42, R43 and C28 mentioned in the green color paragraph should be R47, R48 and C38 in the schematic connection?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thank you.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Jianxin&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 25 Apr 2018 13:52:07 GMT</pubDate>
    <dc:creator>sunjianxin66</dc:creator>
    <dc:date>2018-04-25T13:52:07Z</dc:date>
    <item>
      <title>QWKS-SCM-IMX6DQ schematic clarification</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/QWKS-SCM-IMX6DQ-schematic-clarification/m-p/746495#M116146</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Dear NXP&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I am looking at the&amp;nbsp;QWKS-SCM-IMX6DQ, Quick Start Board for SCM-i.MX 6DQ, and found on Page 7 PMIC Control block. It says&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;PMIC_VDDOTP&lt;BR /&gt;1.5V = PMIC boots from default.&lt;BR /&gt;0 = PMIC boots from OTP fuse map.&lt;BR /&gt;R42 works with the internal 10k pulldown to provide 1.5V&lt;BR /&gt;to PMIC_VDDOTP. R42, R43 &amp;amp; C28 are not needed if&lt;BR /&gt;using OTP fuse map.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;This is inconsistent with the schematic. Could you please help clarify this? Thank you very much! Schematic and screen shoot attached.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Jianxin&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 18 Apr 2018 14:47:47 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/QWKS-SCM-IMX6DQ-schematic-clarification/m-p/746495#M116146</guid>
      <dc:creator>sunjianxin66</dc:creator>
      <dc:date>2018-04-18T14:47:47Z</dc:date>
    </item>
    <item>
      <title>Re: QWKS-SCM-IMX6DQ schematic clarification</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/QWKS-SCM-IMX6DQ-schematic-clarification/m-p/746496#M116147</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi JIANXIN,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;You are rigth, however the R42 should be pull up, and the R43 and C28 are not need it if using OTP.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 25 Apr 2018 13:25:06 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/QWKS-SCM-IMX6DQ-schematic-clarification/m-p/746496#M116147</guid>
      <dc:creator>Bio_TICFSL</dc:creator>
      <dc:date>2018-04-25T13:25:06Z</dc:date>
    </item>
    <item>
      <title>Re: QWKS-SCM-IMX6DQ schematic clarification</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/QWKS-SCM-IMX6DQ-schematic-clarification/m-p/746497#M116148</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Thanks for the reply&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Just confirm, are the R42, R43 and C28 mentioned in the green color paragraph should be R47, R48 and C38 in the schematic connection?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thank you.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Jianxin&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 25 Apr 2018 13:52:07 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/QWKS-SCM-IMX6DQ-schematic-clarification/m-p/746497#M116148</guid>
      <dc:creator>sunjianxin66</dc:creator>
      <dc:date>2018-04-25T13:52:07Z</dc:date>
    </item>
    <item>
      <title>Re: QWKS-SCM-IMX6DQ schematic clarification</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/QWKS-SCM-IMX6DQ-schematic-clarification/m-p/746498#M116149</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Correct!!&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 25 Apr 2018 15:50:31 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/QWKS-SCM-IMX6DQ-schematic-clarification/m-p/746498#M116149</guid>
      <dc:creator>Bio_TICFSL</dc:creator>
      <dc:date>2018-04-25T15:50:31Z</dc:date>
    </item>
  </channel>
</rss>

