<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: i.MX6 IPU DC</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6-IPU-DC/m-p/744633#M115928</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;1. What is this marker for?&amp;nbsp; Does this marker use only internally for DI or output to some pins?&lt;/P&gt;&lt;P&gt;&amp;gt; I think the RM says this, markers are used to indicate a specific attribute of the data (for example: end-of-line,&lt;BR /&gt;end-of-frame, chip-select etc.).&amp;nbsp;&lt;/P&gt;&lt;P&gt;2.&amp;nbsp;How&amp;nbsp;does these markers add? Are there some control registers?&lt;/P&gt;&lt;P&gt;&amp;gt; refer to the data sheet,&lt;/P&gt;&lt;P&gt;The asynchronous control is a data-oriented signal that changes its value with an output data according to&lt;BR /&gt;additional internal flags coming with the data.&lt;BR /&gt;There are special physical outputs to provide asynchronous controls, as follows:&lt;BR /&gt;• The ipp_d0_cs and ipp_d1_cs pins are dedicated to provide chip select signals to two displays.&lt;BR /&gt;• The ipp_pin_11– ipp_pin_17 are general purpose asynchronous pins, that can be used to provide&lt;BR /&gt;WR. RD, RS or any other data-oriented signal to display.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 27 Dec 2017 06:48:12 GMT</pubDate>
    <dc:creator>joanxie</dc:creator>
    <dc:date>2017-12-27T06:48:12Z</dc:date>
    <item>
      <title>i.MX6 IPU DC</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6-IPU-DC/m-p/744632#M115927</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;There is a description in Reference Manual about DC.&lt;/P&gt;&lt;P&gt;Data oriented signals - The DC may add markers to data sent to the DI. These&lt;BR /&gt;markers are used to indicate a specific attribute of the data (for example: end-of-line,&lt;BR /&gt;end-of-frame, chip-select etc.). The marker coming from the DC triggers a specific&lt;BR /&gt;waveform of one or more signals on the display's interface. The specific waveform&lt;BR /&gt;will be seen on the bus along with the associated data. The markers may be synced to&amp;nbsp;a time oriented signal. For example: attach the end-of-frame signal to the next&lt;BR /&gt;VSYNC.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;1. What is this marker for?&amp;nbsp; Does this marker use only internally for DI or output to some pins?&lt;/P&gt;&lt;P&gt;2.&amp;nbsp;How&amp;nbsp;does these markers add? Are there some control registers?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;Sugiyama&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 25 Dec 2017 08:35:43 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6-IPU-DC/m-p/744632#M115927</guid>
      <dc:creator>sugiyamatoshihi</dc:creator>
      <dc:date>2017-12-25T08:35:43Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX6 IPU DC</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6-IPU-DC/m-p/744633#M115928</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;1. What is this marker for?&amp;nbsp; Does this marker use only internally for DI or output to some pins?&lt;/P&gt;&lt;P&gt;&amp;gt; I think the RM says this, markers are used to indicate a specific attribute of the data (for example: end-of-line,&lt;BR /&gt;end-of-frame, chip-select etc.).&amp;nbsp;&lt;/P&gt;&lt;P&gt;2.&amp;nbsp;How&amp;nbsp;does these markers add? Are there some control registers?&lt;/P&gt;&lt;P&gt;&amp;gt; refer to the data sheet,&lt;/P&gt;&lt;P&gt;The asynchronous control is a data-oriented signal that changes its value with an output data according to&lt;BR /&gt;additional internal flags coming with the data.&lt;BR /&gt;There are special physical outputs to provide asynchronous controls, as follows:&lt;BR /&gt;• The ipp_d0_cs and ipp_d1_cs pins are dedicated to provide chip select signals to two displays.&lt;BR /&gt;• The ipp_pin_11– ipp_pin_17 are general purpose asynchronous pins, that can be used to provide&lt;BR /&gt;WR. RD, RS or any other data-oriented signal to display.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 27 Dec 2017 06:48:12 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6-IPU-DC/m-p/744633#M115928</guid>
      <dc:creator>joanxie</dc:creator>
      <dc:date>2017-12-27T06:48:12Z</dc:date>
    </item>
  </channel>
</rss>

