<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX Processorsのトピックimx6 BAR0 limit</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/imx6-BAR0-limit/m-p/741818#M115483</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello&lt;/P&gt;&lt;P&gt;I checked pci driver sources provided for IMX.6 CPU. It seems that ddr memory window reserved for root complex is limited to 16M. I need at least 256M for BAR0 in my application. Is it possible to patch the driver to support such memory size?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 09 Mar 2018 06:02:43 GMT</pubDate>
    <dc:creator>bluesky507</dc:creator>
    <dc:date>2018-03-09T06:02:43Z</dc:date>
    <item>
      <title>imx6 BAR0 limit</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx6-BAR0-limit/m-p/741818#M115483</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello&lt;/P&gt;&lt;P&gt;I checked pci driver sources provided for IMX.6 CPU. It seems that ddr memory window reserved for root complex is limited to 16M. I need at least 256M for BAR0 in my application. Is it possible to patch the driver to support such memory size?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 09 Mar 2018 06:02:43 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx6-BAR0-limit/m-p/741818#M115483</guid>
      <dc:creator>bluesky507</dc:creator>
      <dc:date>2018-03-09T06:02:43Z</dc:date>
    </item>
    <item>
      <title>Re: imx6 BAR0 limit</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx6-BAR0-limit/m-p/741819#M115484</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Only 16 MB address range is available for PCIe in i.MX6 system memory map.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Yuri&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 27 Mar 2018 05:01:26 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx6-BAR0-limit/m-p/741819#M115484</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2018-03-27T05:01:26Z</dc:date>
    </item>
  </channel>
</rss>

