<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: sf probe in u-boot in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/sf-probe-in-u-boot/m-p/741441#M115384</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Fabio,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thank you for the very helpful answers.&lt;/P&gt;&lt;P&gt;My question is more of a general, not specific to a board or u-boot version.&lt;/P&gt;&lt;P&gt;I try to understand the rule for configuring device tree flash:&lt;/P&gt;&lt;P&gt;There are 2 fields :&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;"reg" - cs number&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;SPAN&gt;"cs-gpios" - gpio number&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;I try to understand how to set these numbers, and how they match reference manual, i.e. if reg is X, and gpio is Y, I try to find it in the reference manual and see that it shows that the gpios and cs number are pointing to the same pin (CS X and GPIO Y are the same according to table 4.1.1).&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;When checking the various *dts examples in mainline with imx, I did not find match with imx reference datasheet (4.1.1 pin assigenemnt) table.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Can you please provide a single example with reg, and cs-gpios, which shows that they match the reference manual.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Thank you very much for your time,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;ran&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 06 Mar 2018 15:12:18 GMT</pubDate>
    <dc:creator>rans</dc:creator>
    <dc:date>2018-03-06T15:12:18Z</dc:date>
    <item>
      <title>sf probe in u-boot</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/sf-probe-in-u-boot/m-p/741431#M115374</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I understand the sf probe in u-boot is not using logical cs, but is a function of gpio number, port and one more value which I am not sure about (the first value "3", which is&amp;nbsp; marked below):&lt;/P&gt;&lt;P&gt;#define CONFIG_SF_DEFAULT_CS&amp;nbsp; &amp;nbsp;(&lt;SPAN style="font-size: 30px;"&gt;&lt;STRONG&gt;3&lt;/STRONG&gt;&lt;/SPAN&gt;|(IMX_GPIO_NR(3, 25)&amp;lt;&amp;lt;8))&lt;/P&gt;&lt;P&gt;What is this value is it the logical CS ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;If yes, how is it that in kernel I get that spi is detected in kernel as bus 3 cs 0 ("&lt;SPAN&gt;spi3.0")&lt;/SPAN&gt;:&lt;/P&gt;&lt;P&gt;spi_imx 200c000.ecspi: probed&lt;BR /&gt;m25p80 spi3.0: found mx25l6405d, expected w25q64&lt;BR /&gt;m25p80 spi3.0: mx25l6405d (8192 Kbytes)&lt;BR /&gt;spi_imx 2014000.ecspi: probed&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;while in u-boot it is bus 3 cs 3(??) according to&amp;nbsp;&lt;/P&gt;&lt;P&gt;according to&amp;nbsp;&lt;SPAN&gt;&amp;nbsp;(&lt;/SPAN&gt;&lt;SPAN style="font-size: 30px;"&gt;3&lt;/SPAN&gt;&lt;SPAN&gt;|(IMX_GPIO_NR(3, 25)&amp;lt;&amp;lt;8))&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;U-Boot&amp;gt; sf probe&lt;BR /&gt;bus 3 cs 22787 speed 66000000 mode 57344SF: Detected MX25L6405D with page size 4 KiB, total 8 MiB&lt;BR /&gt;U-Boot&amp;gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;Ran&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sun, 21 Jan 2018 12:29:32 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/sf-probe-in-u-boot/m-p/741431#M115374</guid>
      <dc:creator>rans</dc:creator>
      <dc:date>2018-01-21T12:29:32Z</dc:date>
    </item>
    <item>
      <title>Re: sf probe in u-boot</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/sf-probe-in-u-boot/m-p/741432#M115375</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Ran,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Please make sure you are using a recent U-Boot version. Since commit 155fa9af95ac5 ("spi: mxc: fix sf probe when using mxc_spi") the way to represent the SPI and chip select has changed in U-Boot.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;In your board config file you should define:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;#define CONFIG_SF_DEFAULT_BUS&amp;nbsp; 3&lt;BR /&gt;#define CONFIG_SF_DEFAULT_CS&amp;nbsp;&amp;nbsp; 0&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;and then in your board C file you should add:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;int board_spi_cs_gpio(unsigned bus, unsigned cs)&lt;BR /&gt;{&lt;BR /&gt;&amp;nbsp;&amp;nbsp; &amp;nbsp;return (bus == CONFIG_SF_DEFAULT_BUS &amp;amp;&amp;amp; cs == CONFIG_SF_DEFAULT_CS)&lt;BR /&gt;&amp;nbsp;&amp;nbsp; &amp;nbsp;&amp;nbsp;&amp;nbsp; &amp;nbsp;? (IMX_GPIO_NR(3, 25)) : -1;&lt;BR /&gt;}&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Hope this helps.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sun, 21 Jan 2018 13:58:11 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/sf-probe-in-u-boot/m-p/741432#M115375</guid>
      <dc:creator>fabio_estevam</dc:creator>
      <dc:date>2018-01-21T13:58:11Z</dc:date>
    </item>
    <item>
      <title>Re: sf probe in u-boot</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/sf-probe-in-u-boot/m-p/741433#M115376</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Fabio,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thank you for the comment, I'll check that (it is u-boot from adlink's patches files, so it might be more problematic to make patches above it).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;With the older u-boot, can you please tell me what's the purpose of the first number in macro , (in my source code it is 3, not 0 , I don't understand why, is it a bug ?)&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;#define CONFIG_SF_DEFAULT_CS&amp;nbsp; &amp;nbsp;(&lt;/SPAN&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff; border: 0px; font-size: 30px;"&gt;&lt;STRONG style="border: 0px; font-weight: bold; font-size: 30px;"&gt;3&lt;/STRONG&gt;&lt;/SPAN&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;|(IMX_GPIO_NR(3, 25)&amp;lt;&amp;lt;8))&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;Regards,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;Ran&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sun, 21 Jan 2018 14:03:18 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/sf-probe-in-u-boot/m-p/741433#M115376</guid>
      <dc:creator>rans</dc:creator>
      <dc:date>2018-01-21T14:03:18Z</dc:date>
    </item>
    <item>
      <title>Re: sf probe in u-boot</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/sf-probe-in-u-boot/m-p/741434#M115377</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Ran,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Better use mainline U-Boot instead. It is difficult to support you if you use an old U-Boot code base.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Looks like the 3 you use is because you use SPI bus 3.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Fabio Estevam&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sun, 21 Jan 2018 17:31:15 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/sf-probe-in-u-boot/m-p/741434#M115377</guid>
      <dc:creator>fabio_estevam</dc:creator>
      <dc:date>2018-01-21T17:31:15Z</dc:date>
    </item>
    <item>
      <title>Re: sf probe in u-boot</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/sf-probe-in-u-boot/m-p/741435#M115378</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Fabio,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I hope I may ask one more on this issue:&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;I see in pad table (table 4.1 in imx6 reference)&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;that&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;bus 3, cs 0 (&lt;SPAN&gt;IMX_GPIO_NR(3, 25))&amp;nbsp;&lt;/SPAN&gt;is used with gpio4, io 24, which is probably bank 3, pin 24. but in the macro it is used as bank 3, pin 25. Can you please help me understand why there is a difference ?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;TABLE style="border: 1px solid transparent; margin: -1px -1px 2px;"&gt;&lt;TBODY style="border: inherit solid inherit;"&gt;&lt;TR style="border: inherit solid inherit;"&gt;&lt;TD style="border: inherit solid inherit; font-size: inherit; padding: 3px;" width="107"&gt;&lt;SPAN class=""&gt;Pad Name&lt;/SPAN&gt;&lt;/TD&gt;&lt;TD style="border: inherit solid inherit; font-size: inherit; padding: 3px;" width="41"&gt;&lt;SPAN class=""&gt;Mode&lt;/SPAN&gt;&lt;/TD&gt;&lt;TD style="border: inherit solid inherit; font-size: inherit; padding: 3px;" width="157"&gt;&lt;SPAN class=""&gt;Signal&lt;/SPAN&gt;&lt;/TD&gt;&lt;TD style="border: inherit solid inherit; font-size: inherit; padding: 3px;" width="133"&gt;&lt;SPAN class=""&gt;Pad Settings&lt;/SPAN&gt;&lt;/TD&gt;&lt;TD style="border: inherit solid inherit; font-size: inherit; padding: 3px;" width="231"&gt;&lt;SPAN class=""&gt;Pad/Group Registers&lt;/SPAN&gt;&lt;/TD&gt;&lt;/TR&gt;&lt;TR style="border: inherit solid inherit;"&gt;&lt;TD style="border: inherit solid inherit; font-size: inherit; padding: 3px;" width="41"&gt;&lt;SPAN class=""&gt;ALT1&lt;/SPAN&gt;&lt;/TD&gt;&lt;TD style="border: inherit solid inherit; font-size: inherit; padding: 3px;" width="133"&gt;&lt;SPAN class=""&gt;PUS - 100K_OHM_PU&lt;BR /&gt;PUE - PULL&lt;BR /&gt;PKE - ENABLED&lt;BR /&gt;ODE - DISABLED&lt;BR /&gt;SPEED - MEDIUM&lt;BR /&gt;DSE - 40_OHM&lt;BR /&gt;SRE - SLOW&lt;/SPAN&gt;&lt;/TD&gt;&lt;TD style="border: inherit solid inherit; font-size: inherit; padding: 3px;" width="157"&gt;&lt;SPAN class=""&gt;IPU2_DISP0_DATA03&lt;/SPAN&gt;&lt;/TD&gt;&lt;/TR&gt;&lt;TR style="border: inherit solid inherit;"&gt;&lt;TD style="border: inherit solid inherit; font-size: inherit; padding: 3px;" width="41"&gt;&lt;STRONG&gt;&lt;SPAN class=""&gt;ALT2&lt;/SPAN&gt;&lt;/STRONG&gt;&lt;/TD&gt;&lt;TD style="border: inherit solid inherit; font-size: inherit; padding: 3px;" width="157"&gt;&lt;STRONG&gt;&lt;SPAN class=""&gt;ECSPI3_SS0&lt;/SPAN&gt;&lt;/STRONG&gt;&lt;/TD&gt;&lt;/TR&gt;&lt;TR style="border: inherit solid inherit;"&gt;&lt;TD style="border: inherit solid inherit; font-size: inherit; padding: 3px;" width="41"&gt;&lt;STRONG&gt;&lt;SPAN class=""&gt;ALT5&lt;/SPAN&gt;&lt;/STRONG&gt;&lt;/TD&gt;&lt;TD style="border: inherit solid inherit; font-size: inherit; padding: 3px;" width="157"&gt;&lt;STRONG&gt;&lt;SPAN class=""&gt;GPIO4_IO24&lt;/SPAN&gt;&lt;/STRONG&gt;&lt;/TD&gt;&lt;/TR&gt;&lt;/TBODY&gt;&lt;/TABLE&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;&lt;BR /&gt;Thank you a lot,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;ranran&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 06 Mar 2018 12:46:12 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/sf-probe-in-u-boot/m-p/741435#M115378</guid>
      <dc:creator>rans</dc:creator>
      <dc:date>2018-03-06T12:46:12Z</dc:date>
    </item>
    <item>
      <title>Re: sf probe in u-boot</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/sf-probe-in-u-boot/m-p/741436#M115379</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Ran,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I don't have enough context to reply as I don't have access to your schematics.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Basically you need to know what is the GPIO pin that is connected to the SPI chip select.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;This varies from board to board. By looking at the schematics you will be able to confirm the correct pin.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Fabio Estevam&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 06 Mar 2018 13:20:47 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/sf-probe-in-u-boot/m-p/741436#M115379</guid>
      <dc:creator>fabio_estevam</dc:creator>
      <dc:date>2018-03-06T13:20:47Z</dc:date>
    </item>
    <item>
      <title>Re: sf probe in u-boot</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/sf-probe-in-u-boot/m-p/741437#M115380</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Fabio,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I am not sure it is available (it's lec imx6 base).&lt;/P&gt;&lt;P&gt;It is already working with that code, I just try to understand how it matches the datasheet,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I just try to validate that the code which uses (and function correctly with)&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;IMX_GPIO_NR(3, 25))&amp;nbsp; can be&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;I do find the following in datasheet:&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;TABLE&gt;&lt;TBODY&gt;&lt;TR&gt;&lt;TD width="41"&gt;&lt;SPAN class=""&gt;ALT0 &lt;/SPAN&gt;&lt;/TD&gt;&lt;TD width="107"&gt;&lt;SPAN class=""&gt;EIM_D25 &lt;/SPAN&gt;&lt;/TD&gt;&lt;TD width="157"&gt;&lt;SPAN class=""&gt;EIM_DATA25&lt;/SPAN&gt;&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD width="157"&gt;&lt;SPAN class=""&gt;ECSPI4_SS3&lt;/SPAN&gt;&lt;/TD&gt;&lt;TD width="41"&gt;&lt;SPAN class=""&gt;ALT1 &lt;/SPAN&gt;&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD width="157"&gt;&lt;SPAN class=""&gt;UART3_RX_DATA&lt;/SPAN&gt;&lt;/TD&gt;&lt;TD width="41"&gt;&lt;SPAN class=""&gt;ALT2 &lt;/SPAN&gt;&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD width="157"&gt;&lt;SPAN class=""&gt;ECSPI1_SS3&lt;/SPAN&gt;&lt;/TD&gt;&lt;TD width="41"&gt;&lt;SPAN class=""&gt;ALT3 &lt;/SPAN&gt;&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD width="157"&gt;&lt;STRONG&gt;&lt;SPAN class=""&gt;ECSPI2_SS3&lt;/SPAN&gt;&lt;/STRONG&gt;&lt;/TD&gt;&lt;TD width="41"&gt;&lt;STRONG&gt;&lt;SPAN class=""&gt;ALT4 &lt;/SPAN&gt;&lt;/STRONG&gt;&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD width="157"&gt;&lt;STRONG&gt;&lt;SPAN class=""&gt;GPIO3_IO25&lt;/SPAN&gt;&lt;/STRONG&gt;&lt;/TD&gt;&lt;TD width="41"&gt;&lt;STRONG&gt;&lt;SPAN class=""&gt;ALT5 &lt;/SPAN&gt;&lt;/STRONG&gt;&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD width="157"&gt;&lt;SPAN class=""&gt;AUD5_RXC&lt;/SPAN&gt;&lt;/TD&gt;&lt;TD width="41"&gt;&lt;SPAN class=""&gt;ALT6 &lt;/SPAN&gt;&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD width="157"&gt;&lt;SPAN class=""&gt;UART1_DSR_B&lt;/SPAN&gt;&lt;/TD&gt;&lt;TD width="41"&gt;&lt;SPAN class=""&gt;ALT7 &lt;/SPAN&gt;&lt;/TD&gt;&lt;/TR&gt;&lt;/TBODY&gt;&lt;/TABLE&gt;&lt;P&gt;&lt;BR /&gt; &lt;BR style="font-weight: normal;" /&gt; So, does it mean that it is actually using CS #3 (not o) ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Ran&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 06 Mar 2018 13:35:01 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/sf-probe-in-u-boot/m-p/741437#M115380</guid>
      <dc:creator>rans</dc:creator>
      <dc:date>2018-03-06T13:35:01Z</dc:date>
    </item>
    <item>
      <title>Re: sf probe in u-boot</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/sf-probe-in-u-boot/m-p/741438#M115381</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Ran,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I am not familiar with this board and don't have access to its schematics.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;You need to look at the schematics and see to what pin the SPI chip select is connected to.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 06 Mar 2018 13:41:58 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/sf-probe-in-u-boot/m-p/741438#M115381</guid>
      <dc:creator>fabio_estevam</dc:creator>
      <dc:date>2018-03-06T13:41:58Z</dc:date>
    </item>
    <item>
      <title>Re: sf probe in u-boot</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/sf-probe-in-u-boot/m-p/741439#M115382</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I understand.&lt;/P&gt;&lt;P&gt;If you can just point me where u-boot is using the gpio on that flag it will help enough.&lt;/P&gt;&lt;P&gt;I try to find where in u-boot it is using the gpio part and the logic cs part, but can't find it .&lt;/P&gt;&lt;P&gt;I searched in fsl_espi.c but see that cs there is used as a logical cs, not a gpio, so I'm a bit confused with that.&lt;/P&gt;&lt;P&gt;I can't upgrade to mainline kernel because it is specific u-boot for board we're using (adlink's).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;ran&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 06 Mar 2018 14:02:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/sf-probe-in-u-boot/m-p/741439#M115382</guid>
      <dc:creator>rans</dc:creator>
      <dc:date>2018-03-06T14:02:44Z</dc:date>
    </item>
    <item>
      <title>Re: sf probe in u-boot</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/sf-probe-in-u-boot/m-p/741440#M115383</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;The iMX SPI driver in U-Boot is located at&amp;nbsp;drivers/spi/mxc_spi.c.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Check the board_spi_cs_gpio() function to understand how the GPIO is passed to the driver.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 06 Mar 2018 14:05:20 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/sf-probe-in-u-boot/m-p/741440#M115383</guid>
      <dc:creator>fabio_estevam</dc:creator>
      <dc:date>2018-03-06T14:05:20Z</dc:date>
    </item>
    <item>
      <title>Re: sf probe in u-boot</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/sf-probe-in-u-boot/m-p/741441#M115384</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Fabio,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thank you for the very helpful answers.&lt;/P&gt;&lt;P&gt;My question is more of a general, not specific to a board or u-boot version.&lt;/P&gt;&lt;P&gt;I try to understand the rule for configuring device tree flash:&lt;/P&gt;&lt;P&gt;There are 2 fields :&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;"reg" - cs number&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;SPAN&gt;"cs-gpios" - gpio number&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;I try to understand how to set these numbers, and how they match reference manual, i.e. if reg is X, and gpio is Y, I try to find it in the reference manual and see that it shows that the gpios and cs number are pointing to the same pin (CS X and GPIO Y are the same according to table 4.1.1).&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;When checking the various *dts examples in mainline with imx, I did not find match with imx reference datasheet (4.1.1 pin assigenemnt) table.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Can you please provide a single example with reg, and cs-gpios, which shows that they match the reference manual.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Thank you very much for your time,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;ran&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 06 Mar 2018 15:12:18 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/sf-probe-in-u-boot/m-p/741441#M115384</guid>
      <dc:creator>rans</dc:creator>
      <dc:date>2018-03-06T15:12:18Z</dc:date>
    </item>
    <item>
      <title>Re: sf probe in u-boot</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/sf-probe-in-u-boot/m-p/741442#M115385</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Ran,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Just take the dts example from any NXP iMX development board and you can check against the schematics.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 06 Mar 2018 16:02:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/sf-probe-in-u-boot/m-p/741442#M115385</guid>
      <dc:creator>fabio_estevam</dc:creator>
      <dc:date>2018-03-06T16:02:04Z</dc:date>
    </item>
  </channel>
</rss>

