<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: i.mx6ULL USB Hardware Clarification and USB Detection.</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-mx6ULL-USB-Hardware-Clarification-and-USB-Detection/m-p/740492#M115247</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp; please look at my comments below.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;1.&lt;/P&gt;&lt;P&gt;&amp;nbsp; Any of USB_OTG1_VBUS or USB_OTG2_VBUS may be applied for the USB&lt;/P&gt;&lt;P&gt;module of i.MX 6ULL. Your scheme (for USB_OTG1) is correct.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;2.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; Basically VBUS may be provided directly from the connector.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;3.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; I have some doubt if USB Data transfer detection is possible without data line&lt;/P&gt;&lt;P&gt;analyzing.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Yuri&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 16 Feb 2018 05:20:28 GMT</pubDate>
    <dc:creator>Yuri</dc:creator>
    <dc:date>2018-02-16T05:20:28Z</dc:date>
    <item>
      <title>i.mx6ULL USB Hardware Clarification and USB Detection.</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-mx6ULL-USB-Hardware-Clarification-and-USB-Detection/m-p/740491#M115246</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi NXP team,&lt;/P&gt;&lt;P&gt;Am very sad to inform you that I didn't get a response to&amp;nbsp;previous emails.&lt;/P&gt;&lt;P&gt;Expecting your support for the following query.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;1. In our custom board based on i.mx6ULL, we are only using the board only&amp;nbsp;in USB device mode. For this, the Vbus(in our case it is USB_VBUS_iMX) voltage is necessary to connect to the i.MX's T12 pin??????(from HDG document I came to know that VBUS has no part in Power up sequence)&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/8296i99ED61BE47F3793E/image-size/large?v=v2&amp;amp;px=999" title="pastedImage_1.png" alt="pastedImage_1.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;2. In the NXP EVK, we found a circuit as below. May I know the&amp;nbsp;necessity of the same(Related to concern No:1)?&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/8340iA870CFE10DDCDEC3/image-size/large?v=v2&amp;amp;px=999" title="pastedImage_2.png" alt="pastedImage_2.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;3. USB Data transfer detection is possible in i.MX? If yes, please provide the necessary details for implementing the same.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 13 Feb 2018 07:35:10 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-mx6ULL-USB-Hardware-Clarification-and-USB-Detection/m-p/740491#M115246</guid>
      <dc:creator>theevanvenugopa</dc:creator>
      <dc:date>2018-02-13T07:35:10Z</dc:date>
    </item>
    <item>
      <title>Re: i.mx6ULL USB Hardware Clarification and USB Detection.</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-mx6ULL-USB-Hardware-Clarification-and-USB-Detection/m-p/740492#M115247</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp; please look at my comments below.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;1.&lt;/P&gt;&lt;P&gt;&amp;nbsp; Any of USB_OTG1_VBUS or USB_OTG2_VBUS may be applied for the USB&lt;/P&gt;&lt;P&gt;module of i.MX 6ULL. Your scheme (for USB_OTG1) is correct.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;2.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; Basically VBUS may be provided directly from the connector.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;3.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; I have some doubt if USB Data transfer detection is possible without data line&lt;/P&gt;&lt;P&gt;analyzing.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Yuri&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 16 Feb 2018 05:20:28 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-mx6ULL-USB-Hardware-Clarification-and-USB-Detection/m-p/740492#M115247</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2018-02-16T05:20:28Z</dc:date>
    </item>
    <item>
      <title>Re: i.mx6ULL USB Hardware Clarification and USB Detection.</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-mx6ULL-USB-Hardware-Clarification-and-USB-Detection/m-p/740493#M115248</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;A class="jx-jive-macro-user" href="https://community.nxp.com/people/YuriMuhin_ng"&gt;YuriMuhin_ng&lt;/A&gt;‌ Thank you for the support.&amp;nbsp;&lt;/P&gt;&lt;P&gt;At&amp;nbsp;power-up sequence time, is that okay if VBUS reaches i.mx&amp;nbsp;before DCDC_3V3? Also in the absence of DCDC_3V3(Power switch is OFF), Whether the presence of VBUS harms the IC?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 16 Feb 2018 05:50:40 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-mx6ULL-USB-Hardware-Clarification-and-USB-Detection/m-p/740493#M115248</guid>
      <dc:creator>theevanvenugopa</dc:creator>
      <dc:date>2018-02-16T05:50:40Z</dc:date>
    </item>
    <item>
      <title>Re: i.mx6ULL USB Hardware Clarification and USB Detection.</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-mx6ULL-USB-Hardware-Clarification-and-USB-Detection/m-p/740494#M115249</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp; This already has been discussed.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/message/966176"&gt;https://community.nxp.com/message/966176&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Yuri.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 19 Feb 2018 03:16:31 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-mx6ULL-USB-Hardware-Clarification-and-USB-Detection/m-p/740494#M115249</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2018-02-19T03:16:31Z</dc:date>
    </item>
  </channel>
</rss>

