<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: i.MX6DL - PCIe issue after WDG reset in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6DL-PCIe-issue-after-WDG-reset/m-p/740282#M115221</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Yes, this workaround is valid.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;Artur&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 15 Feb 2018 10:34:47 GMT</pubDate>
    <dc:creator>art</dc:creator>
    <dc:date>2018-02-15T10:34:47Z</dc:date>
    <item>
      <title>i.MX6DL - PCIe issue after WDG reset</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6DL-PCIe-issue-after-WDG-reset/m-p/740279#M115218</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;we're building our own hardware based on an i.MX6DL and recently ran into a PCIe issue, which is accurately described &lt;A href="http://lists.infradead.org/pipermail/linux-arm-kernel/2015-March/333387.html"&gt;here&lt;/A&gt;&amp;nbsp;(our Kernel version is v4.1.15, though). The work-around proposed in one of the following entries of this thread (i.e. clear the&amp;nbsp;PCIe-related&amp;nbsp;flags in GPR1 and GPR12 in the bootloader; see &lt;A href="http://lists.infradead.org/pipermail/linux-arm-kernel/2015-March/333689.html"&gt;here&lt;/A&gt;) appears to fix this&amp;nbsp;issue.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;Can you confirm that this is a valid&amp;nbsp;&lt;SPAN&gt;work-around?&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;Furthermore, this raises the question if there are any other registers or components in the SoC that are not cleared/reset after a WDG reset as opposed to a POR.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;Can you provide some information on that?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;Thanks,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;Chris.&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 12 Feb 2018 20:52:18 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6DL-PCIe-issue-after-WDG-reset/m-p/740279#M115218</guid>
      <dc:creator>christian_neuwi</dc:creator>
      <dc:date>2018-02-12T20:52:18Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX6DL - PCIe issue after WDG reset</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6DL-PCIe-issue-after-WDG-reset/m-p/740280#M115219</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;1. Since the watchdog reset is a kind of Warm reset, the issue you observe looks like the effect of the ERR008587 silicon erratum, described in the i.MX6Dual/Quad Silicon Errata Rev.6.1 document:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A class="jive-link-external-small" href="https://community.nxp.com/external-link.jspa?url=https%3A%2F%2Fwww.nxp.com%2Fdocs%2Fen%2Ferrata%2FIMX6DQCE.pdf" rel="nofollow" target="_blank"&gt;https://www.nxp.com/docs/en/errata/IMX6DQCE.pdf&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;It is described for i.MX6Dual/Quad, but seems to be applicable to i.MX6DualLite as well, since the PCIe interface modules of all these processors are identical.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;2. Please refer to the Section 60.6.1.1 "Reset inputs and outputs" of the i.MX6Solo/DualLite Reference Manual Rev.3 document:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A class="jive-link-external-small" href="https://community.nxp.com/external-link.jspa?url=https%3A%2F%2Fwww.nxp.com%2Fdocs%2Fen%2Freference-manual%2FIMX6SDLRM.pdf" rel="nofollow" target="_blank"&gt;https://www.nxp.com/docs/en/reference-manual/IMX6SDLRM.pdf&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;As it states, the WDOG reset, as opposed to POR, does not affect the ARM core Power-On Reset (that is not the same as the ARM core Soft Reset that the WDOG reset triggers on), ARM core Debug module reset, Secure JTAG Controller (SJC) reset and Secure Real-Time Counter (SRTC) reset.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Artur&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 14 Feb 2018 11:03:28 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6DL-PCIe-issue-after-WDG-reset/m-p/740280#M115219</guid>
      <dc:creator>art</dc:creator>
      <dc:date>2018-02-14T11:03:28Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX6DL - PCIe issue after WDG reset</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6DL-PCIe-issue-after-WDG-reset/m-p/740281#M115220</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Thanks for your answers, Artur.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;However, I don't think that ERR008587 describes the issue we're seeing, because it doesn't happen rarely. In fact, this issue is 100% reproducible&amp;nbsp;as it happens each and every time the i.MX6 goes through a watchdog reset&amp;nbsp;while the &lt;SPAN&gt;PCIe core&amp;nbsp;is enabled&lt;/SPAN&gt;. It appears as if the PCIe-related flags in GPR1 and GPR12 are 'merely' not cleared, hence don't reflect the actual state of the PCIe core in such a case.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The workaround suggested in ERR008587 might be similar, but cannot be applied when a 'real' watchdog reset occurs.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;As such, I ask again:&lt;BR /&gt;Is clearing the PCIe-related flags in GPR1 and GPR12 in the &lt;STRONG&gt;bootloader&lt;/STRONG&gt; a valid workaround for this issue?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;Chris.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 15 Feb 2018 07:18:05 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6DL-PCIe-issue-after-WDG-reset/m-p/740281#M115220</guid>
      <dc:creator>christian_neuwi</dc:creator>
      <dc:date>2018-02-15T07:18:05Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX6DL - PCIe issue after WDG reset</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6DL-PCIe-issue-after-WDG-reset/m-p/740282#M115221</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Yes, this workaround is valid.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;Artur&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 15 Feb 2018 10:34:47 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6DL-PCIe-issue-after-WDG-reset/m-p/740282#M115221</guid>
      <dc:creator>art</dc:creator>
      <dc:date>2018-02-15T10:34:47Z</dc:date>
    </item>
  </channel>
</rss>

