<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX Processorsのトピックimx6ul spi communication with buffer IC</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/imx6ul-spi-communication-with-buffer-IC/m-p/724992#M112711</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;We are using the imx6ul based custom board. We are require multiple Serial Port (RS485), so used MAX14830 expansion chip to achive the ports on the SPI.&lt;/P&gt;&lt;P&gt;To get good signal strength we have added one buffer IC in betwen the CPU board and SPI-UART expander ( MAX14830).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;But currently problem is, the communicaion is working very fine without the buffer.( as shown in below 2nd diagram)&lt;/P&gt;&lt;P&gt;but not reliable communication with 1st diagram setup.&lt;/P&gt;&lt;P&gt;We are looking to use the buffer in our setup.&lt;/P&gt;&lt;P&gt;What kind of the timing related changes required for same on SPI or Max14830 driver?&lt;/P&gt;&lt;P&gt;We are using 4.1.15 or 4.9 kernel (both having same behaviour).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Kindly help , if we are looking to add the buffer IC, what kind of changes required either in software side (i.e in linux kernel).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="Setup.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/33348i8F4B606FA74ACD7B/image-size/large?v=v2&amp;amp;px=999" role="button" title="Setup.png" alt="Setup.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Surendra&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 21 Nov 2017 04:08:04 GMT</pubDate>
    <dc:creator>surendradhobale</dc:creator>
    <dc:date>2017-11-21T04:08:04Z</dc:date>
    <item>
      <title>imx6ul spi communication with buffer IC</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx6ul-spi-communication-with-buffer-IC/m-p/724992#M112711</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;We are using the imx6ul based custom board. We are require multiple Serial Port (RS485), so used MAX14830 expansion chip to achive the ports on the SPI.&lt;/P&gt;&lt;P&gt;To get good signal strength we have added one buffer IC in betwen the CPU board and SPI-UART expander ( MAX14830).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;But currently problem is, the communicaion is working very fine without the buffer.( as shown in below 2nd diagram)&lt;/P&gt;&lt;P&gt;but not reliable communication with 1st diagram setup.&lt;/P&gt;&lt;P&gt;We are looking to use the buffer in our setup.&lt;/P&gt;&lt;P&gt;What kind of the timing related changes required for same on SPI or Max14830 driver?&lt;/P&gt;&lt;P&gt;We are using 4.1.15 or 4.9 kernel (both having same behaviour).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Kindly help , if we are looking to add the buffer IC, what kind of changes required either in software side (i.e in linux kernel).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="Setup.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/33348i8F4B606FA74ACD7B/image-size/large?v=v2&amp;amp;px=999" role="button" title="Setup.png" alt="Setup.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Surendra&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 21 Nov 2017 04:08:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx6ul-spi-communication-with-buffer-IC/m-p/724992#M112711</guid>
      <dc:creator>surendradhobale</dc:creator>
      <dc:date>2017-11-21T04:08:04Z</dc:date>
    </item>
    <item>
      <title>Re: imx6ul spi communication with buffer IC</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx6ul-spi-communication-with-buffer-IC/m-p/724993#M112712</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Surendra&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;one can check with oscilloscope ecspi timings and compare with good setup,&lt;/P&gt;&lt;P&gt;in particular CS8 -&amp;nbsp; ECSPIx_MISO Setup Time, described in&lt;/P&gt;&lt;P&gt;Table 47. ECSPI Master Mode Timing Parameters i.MX6UL Datasheet &lt;BR /&gt;&lt;A class="jive-link-external-small" href="https://community.nxp.com/external-link.jspa?url=http%3A%2F%2Fwww.nxp.com%2Fdocs%2Fen%2Fdata-sheet%2FIMX6ULCEC.pdf" rel="nofollow" target="_blank"&gt;http://www.nxp.com/docs/en/data-sheet/IMX6ULCEC.pdf&lt;/A&gt;&lt;/P&gt;&lt;P&gt;these timings are hardware timings and can not be changed by software.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 21 Nov 2017 10:18:08 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx6ul-spi-communication-with-buffer-IC/m-p/724993#M112712</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2017-11-21T10:18:08Z</dc:date>
    </item>
  </channel>
</rss>

