<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: iMX6ULL boot form eMMC setting  in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/iMX6ULL-boot-form-eMMC-setting/m-p/717727#M111541</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Paul&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;one can check with jtag boot configuration in SRC_SBMR1,2,&lt;/P&gt;&lt;P&gt;if it was correctly sampled. Also useful to check 24MHZ, 32.768kHz clocks&lt;/P&gt;&lt;P&gt;and prolong POR up to 1 sec. Then follow debug procedure described on&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/thread/307723"&gt;https://community.nxp.com/thread/307723&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 20 Mar 2018 23:06:48 GMT</pubDate>
    <dc:creator>igorpadykov</dc:creator>
    <dc:date>2018-03-20T23:06:48Z</dc:date>
    <item>
      <title>iMX6ULL boot form eMMC setting</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX6ULL-boot-form-eMMC-setting/m-p/717726#M111540</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;hi,&amp;nbsp;i make mainboard with imx6ull and boot defaulf from eMMC.&amp;nbsp;&lt;/P&gt;&lt;P&gt;but it can not work well.&amp;nbsp;&lt;/P&gt;&lt;P&gt;attached is booting setup resistor via HW and circuit of eMMC design, i follow NXP ref design.&amp;nbsp;&lt;/P&gt;&lt;P&gt;anybody have any suggest for bring up or debug.&amp;nbsp;&lt;/P&gt;&lt;P&gt;thanks&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 20 Mar 2018 11:35:30 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX6ULL-boot-form-eMMC-setting/m-p/717726#M111540</guid>
      <dc:creator>paultran</dc:creator>
      <dc:date>2018-03-20T11:35:30Z</dc:date>
    </item>
    <item>
      <title>Re: iMX6ULL boot form eMMC setting</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX6ULL-boot-form-eMMC-setting/m-p/717727#M111541</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Paul&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;one can check with jtag boot configuration in SRC_SBMR1,2,&lt;/P&gt;&lt;P&gt;if it was correctly sampled. Also useful to check 24MHZ, 32.768kHz clocks&lt;/P&gt;&lt;P&gt;and prolong POR up to 1 sec. Then follow debug procedure described on&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/thread/307723"&gt;https://community.nxp.com/thread/307723&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 20 Mar 2018 23:06:48 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX6ULL-boot-form-eMMC-setting/m-p/717727#M111541</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2018-03-20T23:06:48Z</dc:date>
    </item>
  </channel>
</rss>

