<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: i.MX6 DDR Stress Test Tool V2.70 from U-BOOT in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6-DDR-Stress-Test-Tool-V2-70-from-U-BOOT/m-p/714391#M111060</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; Please check if the results of both tools (GUI and U-boot) are reproducible.&lt;/P&gt;&lt;P&gt;Difference between results may be observed because of different&amp;nbsp; memory initialization.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I hope the following threads help to clarify the issue :&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/thread/340630"&gt;DDR3 calibration tool write leveling issue&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/thread/445485"&gt;imx6dl - ddr3 issues.&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/thread/382277"&gt;DDR calibration on Imx6&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/thread/326326"&gt;DDR3 calibration for i.MX6&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/message/921930"&gt;https://community.nxp.com/message/921930&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Have a great day,&lt;BR /&gt;Yuri&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 05 Sep 2017 03:11:26 GMT</pubDate>
    <dc:creator>Yuri</dc:creator>
    <dc:date>2017-09-05T03:11:26Z</dc:date>
    <item>
      <title>i.MX6 DDR Stress Test Tool V2.70 from U-BOOT</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6-DDR-Stress-Test-Tool-V2-70-from-U-BOOT/m-p/714390#M111059</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Community,&lt;/P&gt;&lt;P style="min-height: 8pt; padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Our target board does not have USB port. therefore, I am investigating method of DDR stress test tool from U-BOOT.&lt;/P&gt;&lt;P style="min-height: 8pt; padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I have done DDR stress test tool with SABRE AI (i.MX6Q) board to confirm usage of this tool.&lt;/P&gt;&lt;P&gt;I suppose DDR stress test tool is almost working well. But, I found different result from both log files.&lt;/P&gt;&lt;P style="min-height: 8pt; padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;When I execute DDR stress test tool from U-BOOT, write leveling calibration worked by fixed setting as following log.&lt;/P&gt;&lt;P&gt;Is it okay? or, my procedures somethings wrong?&lt;/P&gt;&lt;P style="min-height: 8pt; padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;lt;test procedure&amp;gt;&lt;/P&gt;&lt;P&gt;1. Input Enter key to stop boot sequence.&lt;/P&gt;&lt;P&gt;2. Input following command to U-BOOT prompt to invoke tool.&lt;/P&gt;&lt;P&gt;=&amp;gt; dcache off&lt;/P&gt;&lt;P&gt;=&amp;gt; icache off&lt;/P&gt;&lt;P&gt;=&amp;gt; fatload mmc 1:1 0x00907000 ddr-test-uboot-jtag-mx6dq.bin&lt;/P&gt;&lt;P&gt;=&amp;gt; go 0x00907000&lt;/P&gt;&lt;P style="min-height: 8pt; padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;lt;From &lt;SPAN class=""&gt;ddr_calibration_log_by_uboot.log&lt;/SPAN&gt;&amp;gt;&lt;/P&gt;&lt;P&gt;Start write leveling calibration...&lt;BR /&gt;running Write level HW calibration&lt;BR /&gt;Write leveling calibration completed, update the following registers in your initialization script&lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; MMDC_MPWLDECTRL0 ch0 (0x021b080c) = 0x001F001F&lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; MMDC_MPWLDECTRL1 ch0 (0x021b0810) = 0x001F001F&lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; MMDC_MPWLDECTRL0 ch1 (0x021b480c) = 0x001F001F&lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; MMDC_MPWLDECTRL1 ch1 (0x021b4810) = 0x001F001F&lt;BR /&gt;Write DQS delay result:&lt;BR /&gt;&amp;nbsp;&amp;nbsp; Write DQS0 delay: 31/256 CK&lt;BR /&gt;&amp;nbsp;&amp;nbsp; Write DQS1 delay: 31/256 CK&lt;BR /&gt;&amp;nbsp;&amp;nbsp; Write DQS2 delay: 31/256 CK&lt;BR /&gt;&amp;nbsp;&amp;nbsp; Write DQS3 delay: 31/256 CK&lt;BR /&gt;&amp;nbsp;&amp;nbsp; Write DQS4 delay: 31/256 CK&lt;BR /&gt;&amp;nbsp;&amp;nbsp; Write DQS5 delay: 31/256 CK&lt;BR /&gt;&amp;nbsp;&amp;nbsp; Write DQS6 delay: 31/256 CK&lt;BR /&gt;&amp;nbsp;&amp;nbsp; Write DQS7 delay: 31/256 CK&lt;/P&gt;&lt;P style="min-height: 8pt; padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;lt;Regarding attached files&amp;gt;&lt;/P&gt;&lt;P&gt;a) &lt;SPAN class=""&gt;ddr_calibration_20170904-20'28'3.log&lt;/SPAN&gt; -&amp;gt; this log file got from GUI tool(DDR_Tester.exe).&lt;/P&gt;&lt;P&gt;b) &lt;SPAN class=""&gt;ddr_calibration_log_by_uboot.log&lt;/SPAN&gt; -&amp;gt; this log file got from U-BOOT tool(ddr-test-uboot-jtag-mx6dq.bin).&lt;/P&gt;&lt;P style="min-height: 8pt; padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;Kazuma Sasaki.&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;Original Attachment has been moved to: &lt;A _jive_internal="true" href="https://community.nxp.com/docs/DOC-336537"&gt;ddr_calibration_log_by_uboot.log.zip&lt;/A&gt;&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;Original Attachment has been moved to: &lt;A _jive_internal="true" href="https://community.nxp.com/docs/DOC-336537"&gt;ddr_calibration_20170904-20'28'3.log.zip&lt;/A&gt;&lt;/STRONG&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 04 Sep 2017 12:01:34 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6-DDR-Stress-Test-Tool-V2-70-from-U-BOOT/m-p/714390#M111059</guid>
      <dc:creator>Kazuma_Sasaki</dc:creator>
      <dc:date>2017-09-04T12:01:34Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX6 DDR Stress Test Tool V2.70 from U-BOOT</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6-DDR-Stress-Test-Tool-V2-70-from-U-BOOT/m-p/714391#M111060</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; Please check if the results of both tools (GUI and U-boot) are reproducible.&lt;/P&gt;&lt;P&gt;Difference between results may be observed because of different&amp;nbsp; memory initialization.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I hope the following threads help to clarify the issue :&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/thread/340630"&gt;DDR3 calibration tool write leveling issue&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/thread/445485"&gt;imx6dl - ddr3 issues.&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/thread/382277"&gt;DDR calibration on Imx6&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/thread/326326"&gt;DDR3 calibration for i.MX6&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/message/921930"&gt;https://community.nxp.com/message/921930&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Have a great day,&lt;BR /&gt;Yuri&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 05 Sep 2017 03:11:26 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6-DDR-Stress-Test-Tool-V2-70-from-U-BOOT/m-p/714391#M111060</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2017-09-05T03:11:26Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX6 DDR Stress Test Tool V2.70 from U-BOOT</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6-DDR-Stress-Test-Tool-V2-70-from-U-BOOT/m-p/714392#M111061</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Yuri,&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;I appreciate your support.&lt;/P&gt;&lt;P&gt;How do we change initialization settings of DDR via U-BOOT tool?&lt;/P&gt;&lt;P&gt;When I use GUI tool, I can change initialization settings as script file.&lt;/P&gt;&lt;P&gt;e.g. MX6Q_SabreSD_DDR3_1GB_64bit.inc&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;Kazuma Sasaki.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 05 Sep 2017 05:37:51 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6-DDR-Stress-Test-Tool-V2-70-from-U-BOOT/m-p/714392#M111061</guid>
      <dc:creator>Kazuma_Sasaki</dc:creator>
      <dc:date>2017-09-05T05:37:51Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX6 DDR Stress Test Tool V2.70 from U-BOOT</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6-DDR-Stress-Test-Tool-V2-70-from-U-BOOT/m-p/714393#M111062</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp; If it is possible to get and test memory initialization parameters with&amp;nbsp;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;GUI tool,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;please use them. As for U-boot memory initialization - it is implemented in the DCD&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;table. You may look at U-boot chapter in "i.MX_BSP_Porting_Guide.pdf" for more&amp;nbsp;&lt;BR /&gt;details.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;&lt;A class="link-titled" href="http://www.nxp.com/webapp/Download?colCode=L4.1.15_2.1.0_LINUX_DOCS&amp;amp;Parent_nodeId=1337699481071706174845&amp;amp;Parent_pageType=product" title="http://www.nxp.com/webapp/Download?colCode=L4.1.15_2.1.0_LINUX_DOCS&amp;amp;Parent_nodeId=1337699481071706174845&amp;amp;Parent_pageType=product"&gt;http://www.nxp.com/webapp/Download?colCode=L4.1.15_2.1.0_LINUX_DOCS&amp;amp;Parent_nodeId=1337699481071706174845&amp;amp;Parent_pageType…&lt;/A&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Yuri.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 05 Sep 2017 06:38:33 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6-DDR-Stress-Test-Tool-V2-70-from-U-BOOT/m-p/714393#M111062</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2017-09-05T06:38:33Z</dc:date>
    </item>
  </channel>
</rss>

