<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic uSDHC3 Booting in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/uSDHC3-Booting/m-p/706317#M109759</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I am using iMX6DL for my application.&lt;/P&gt;&lt;P&gt;For booting from SD card i have considered as uSDHC3 interface but my board is not getting booted&lt;/P&gt;&lt;P&gt;In one of the evaluation board, which is connected to uSDHC1 is getting booted&amp;nbsp;.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I have done the configuration for my board as below :&lt;/P&gt;&lt;P&gt;&lt;STRONG style="color: black; font-size: 11.0pt;"&gt;BOOT_CFG2[4:3] ---&amp;nbsp; 10.&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Can anyone let me know the possible reason for such occurrence.&lt;BR /&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;Regards&lt;/P&gt;&lt;P&gt;Nitesh&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 13 Oct 2017 19:17:27 GMT</pubDate>
    <dc:creator>niteshsahay</dc:creator>
    <dc:date>2017-10-13T19:17:27Z</dc:date>
    <item>
      <title>uSDHC3 Booting</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/uSDHC3-Booting/m-p/706317#M109759</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I am using iMX6DL for my application.&lt;/P&gt;&lt;P&gt;For booting from SD card i have considered as uSDHC3 interface but my board is not getting booted&lt;/P&gt;&lt;P&gt;In one of the evaluation board, which is connected to uSDHC1 is getting booted&amp;nbsp;.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I have done the configuration for my board as below :&lt;/P&gt;&lt;P&gt;&lt;STRONG style="color: black; font-size: 11.0pt;"&gt;BOOT_CFG2[4:3] ---&amp;nbsp; 10.&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Can anyone let me know the possible reason for such occurrence.&lt;BR /&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;Regards&lt;/P&gt;&lt;P&gt;Nitesh&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 13 Oct 2017 19:17:27 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/uSDHC3-Booting/m-p/706317#M109759</guid>
      <dc:creator>niteshsahay</dc:creator>
      <dc:date>2017-10-13T19:17:27Z</dc:date>
    </item>
    <item>
      <title>Re: uSDHC3 Booting</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/uSDHC3-Booting/m-p/706318#M109760</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Nitesh&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;please check with oscilloscope if signals are present on SD and&lt;/P&gt;&lt;P&gt;try to prolong POR up to 0.8-1 sec. Also recommended to attach jtag&lt;/P&gt;&lt;P&gt;debugger and check boot settings in SRC_SBMR1,2 register, they are&lt;/P&gt;&lt;P&gt;decribed in Chapter 60 System Reset Controller (SRC).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 16 Oct 2017 23:30:01 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/uSDHC3-Booting/m-p/706318#M109760</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2017-10-16T23:30:01Z</dc:date>
    </item>
  </channel>
</rss>

