<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic PCIe READ PROBLEM FROM IMX6.SOLOX in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/PCIe-READ-PROBLEM-FROM-IMX6-SOLOX/m-p/700184#M108754</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi, we are trying to maximum performance using an I.MX6 SoloX chip as the PCIe master/RC when reading 32-bit integer data from a gen1 EP based on a directly connected on-board FPGA. Currently we are able to get only 500 K 32-bit words/second from the FPGA FIFO (implemented on BAR0) when reading from software on the ARM, in the Linux kernel.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Because this is a slotless direct connection from the I.MX6 RC to the FPGA EP, there is no opportunity to monitor with a PCIe Analyzer. We can, however, monitor PCIe activity with ChipScope from the FPGA.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Based on measuring the data received on the ARM and the timing of the read requests on the PCIe interface, we are reasonably certain the EP is sending one word (32 bits) per TLP instead of the maximum of 16 (64 bytes).&amp;nbsp; We can’t seem to get read bursting to work using either ioread32() or memcpy() calls from the I.MX6.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Can you tell us how to obtain maximum performance for reads from a PCIe EP using the i.MX6 RC?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 11 Sep 2017 22:39:18 GMT</pubDate>
    <dc:creator>steveretzlaff</dc:creator>
    <dc:date>2017-09-11T22:39:18Z</dc:date>
    <item>
      <title>PCIe READ PROBLEM FROM IMX6.SOLOX</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/PCIe-READ-PROBLEM-FROM-IMX6-SOLOX/m-p/700184#M108754</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi, we are trying to maximum performance using an I.MX6 SoloX chip as the PCIe master/RC when reading 32-bit integer data from a gen1 EP based on a directly connected on-board FPGA. Currently we are able to get only 500 K 32-bit words/second from the FPGA FIFO (implemented on BAR0) when reading from software on the ARM, in the Linux kernel.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Because this is a slotless direct connection from the I.MX6 RC to the FPGA EP, there is no opportunity to monitor with a PCIe Analyzer. We can, however, monitor PCIe activity with ChipScope from the FPGA.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Based on measuring the data received on the ARM and the timing of the read requests on the PCIe interface, we are reasonably certain the EP is sending one word (32 bits) per TLP instead of the maximum of 16 (64 bytes).&amp;nbsp; We can’t seem to get read bursting to work using either ioread32() or memcpy() calls from the I.MX6.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Can you tell us how to obtain maximum performance for reads from a PCIe EP using the i.MX6 RC?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 11 Sep 2017 22:39:18 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/PCIe-READ-PROBLEM-FROM-IMX6-SOLOX/m-p/700184#M108754</guid>
      <dc:creator>steveretzlaff</dc:creator>
      <dc:date>2017-09-11T22:39:18Z</dc:date>
    </item>
    <item>
      <title>Re: PCIe READ PROBLEM FROM IMX6.SOLOX</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/PCIe-READ-PROBLEM-FROM-IMX6-SOLOX/m-p/700185#M108755</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Steve&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;for improving performance one can try to use dma, described on&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/docs/DOC-95014"&gt;https://community.nxp.com/docs/DOC-95014&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 12 Sep 2017 04:10:32 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/PCIe-READ-PROBLEM-FROM-IMX6-SOLOX/m-p/700185#M108755</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2017-09-12T04:10:32Z</dc:date>
    </item>
    <item>
      <title>Re: PCIe READ PROBLEM FROM IMX6.SOLOX</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/PCIe-READ-PROBLEM-FROM-IMX6-SOLOX/m-p/700186#M108756</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Thanks for the response.&lt;/P&gt;&lt;P&gt;However, from what we gather, the I.MX6 SoloX chip does not have an IPU, so it cannot be used for DMA.&lt;/P&gt;&lt;P&gt;In addition according to what we have read elsewhere on the NXP Community forum, the I.MX6 SDMA engine cannot be used to perform DMA to or from the PCIe module.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 12 Sep 2017 21:36:35 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/PCIe-READ-PROBLEM-FROM-IMX6-SOLOX/m-p/700186#M108756</guid>
      <dc:creator>steveretzlaff</dc:creator>
      <dc:date>2017-09-12T21:36:35Z</dc:date>
    </item>
    <item>
      <title>Re: PCIe READ PROBLEM FROM IMX6.SOLOX</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/PCIe-READ-PROBLEM-FROM-IMX6-SOLOX/m-p/700187#M108757</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;you are right I missed that it was SoloX, sorry. In general for performance issues&lt;/P&gt;&lt;P&gt;one can try to apply to NXP Professional Services:&lt;/P&gt;&lt;P&gt;&lt;A class="jive-link-external-small" href="https://community.nxp.com/external-link.jspa?url=http%3A%2F%2Fwww.nxp.com%2Fsupport%2Fnxp-professional-services%3APROFESSIONAL-SERVICE" rel="nofollow" target="_blank"&gt;http://www.nxp.com/support/nxp-professional-services:PROFESSIONAL-SERVICE&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 12 Sep 2017 23:40:54 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/PCIe-READ-PROBLEM-FROM-IMX6-SOLOX/m-p/700187#M108757</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2017-09-12T23:40:54Z</dc:date>
    </item>
  </channel>
</rss>

