<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: No description about IRQ Status register</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/No-description-about-IRQ-Status-register/m-p/698631#M108510</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Aditya&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;if you are speaking about GPC Interrupt Controller (INTC), IRQ status register&lt;/P&gt;&lt;P&gt;shows which peripheral waked processor, bit=1 shows that wake event happened from&lt;/P&gt;&lt;P&gt;particular peripheral with&amp;nbsp;IRQ number listed in sect.3.2 A9 interrupts i.MX6SDL Reference Manual.&lt;/P&gt;&lt;P&gt;&lt;A class="link-titled" href="http://www.nxp.com/assets/documents/data/en/reference-manuals/IMX6SDLRM.pdf" title="http://www.nxp.com/assets/documents/data/en/reference-manuals/IMX6SDLRM.pdf"&gt;http://www.nxp.com/assets/documents/data/en/reference-manuals/IMX6SDLRM.pdf&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Note, GIC used for processing interrupts, simple description and example can be found in Github SDK&lt;BR /&gt;&lt;A class="jive-link-external-small" href="https://community.nxp.com/external-link.jspa?url=https%3A%2F%2Fgithub.com%2Fbackenklee%2Fswp-report%2Ftree%2Fmaster%2FiMX6_Platform_SDK" rel="nofollow" target="_blank"&gt;https://github.com/backenklee/swp-report/tree/master/iMX6_Platform_SDK&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 08 Sep 2017 23:30:01 GMT</pubDate>
    <dc:creator>igorpadykov</dc:creator>
    <dc:date>2017-09-08T23:30:01Z</dc:date>
    <item>
      <title>No description about IRQ Status register</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/No-description-about-IRQ-Status-register/m-p/698630#M108509</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi , &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;In the IMX6 solo reference manual , I could not see the description of IRQ status register. Please help me to understand the purpose of the IRQ status register.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Aditya Nagal&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 08 Sep 2017 11:53:45 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/No-description-about-IRQ-Status-register/m-p/698630#M108509</guid>
      <dc:creator>adityanagal</dc:creator>
      <dc:date>2017-09-08T11:53:45Z</dc:date>
    </item>
    <item>
      <title>Re: No description about IRQ Status register</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/No-description-about-IRQ-Status-register/m-p/698631#M108510</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Aditya&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;if you are speaking about GPC Interrupt Controller (INTC), IRQ status register&lt;/P&gt;&lt;P&gt;shows which peripheral waked processor, bit=1 shows that wake event happened from&lt;/P&gt;&lt;P&gt;particular peripheral with&amp;nbsp;IRQ number listed in sect.3.2 A9 interrupts i.MX6SDL Reference Manual.&lt;/P&gt;&lt;P&gt;&lt;A class="link-titled" href="http://www.nxp.com/assets/documents/data/en/reference-manuals/IMX6SDLRM.pdf" title="http://www.nxp.com/assets/documents/data/en/reference-manuals/IMX6SDLRM.pdf"&gt;http://www.nxp.com/assets/documents/data/en/reference-manuals/IMX6SDLRM.pdf&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Note, GIC used for processing interrupts, simple description and example can be found in Github SDK&lt;BR /&gt;&lt;A class="jive-link-external-small" href="https://community.nxp.com/external-link.jspa?url=https%3A%2F%2Fgithub.com%2Fbackenklee%2Fswp-report%2Ftree%2Fmaster%2FiMX6_Platform_SDK" rel="nofollow" target="_blank"&gt;https://github.com/backenklee/swp-report/tree/master/iMX6_Platform_SDK&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 08 Sep 2017 23:30:01 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/No-description-about-IRQ-Status-register/m-p/698631#M108510</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2017-09-08T23:30:01Z</dc:date>
    </item>
  </channel>
</rss>

