I2C interrupt request

adityanagal — Fri, 08 Sep 2017 11:42:45 GMT

Hi ,

In the reference manual , table 3-1 , IRQ no 67 to 69 are for I2C devices . My question is , in case of I2C , CPU itself is the master and generates the clock for the slave device . All I2C transactions are initated by the I2C master only , then how come slave device will give the interrupt to the CPU . Please advice.

Regards,

Aditya Nagal

Re: I2C interrupt request

igorpadykov — Fri, 08 Sep 2017 23:21:08 GMT

Hi Adytia

according to sect.36.7.4 I2C Status Register (I2Cx_I2SR) i.MX6SDL RM

http://www.nxp.com/assets/documents/data/en/reference-manuals/IMX6SDLRM.pdf

The interrupt is set when one of the following occurs:
• One byte transfer is completed (the interrupt is set at the falling edge of the ninth clock).
• An address is received that matches its own specific address in Slave Receive mode.
• Arbitration is lost.

Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

i.MX ProcessorsのトピックRe: I2C interrupt request

I2C interrupt request

Re: I2C interrupt request