topic i.MX7Dual ENET cache synchronization? in i.MX Processors

i.MX7Dual ENET cache synchronization?

sebastianhuber — Mon, 02 Oct 2017 12:47:26 GMT

Do I have to perform explicit cache synchronization on the i.MX7Dual, e.g. flush transmit buffers and invalidate receive buffers? One of the new features for Cortex-A7 based systems is hardware based cache synchronization for the L2 cache, e.g. AMBA AXI Coherency Extension (ACE). Is this extension present on the i.MX7Dual? I found little documentation to the L2 cache in the user manual.

Re: i.MX7Dual ENET cache synchronization?

igorpadykov — Mon, 09 Oct 2017 22:55:46 GMT

Hi Sebastian

for specific features which are implemented in i.MX7D please look at Chapter 4

ARM Platform and Debug i.MX7D Reference Manual, look for features for Cortex-A7, cache.

http://cache.nxp.com/files/32bit/doc/ref_manual/IMX7DRM.pdf

I am afraid this is not implemented in i.MX7.

Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

Re: i.MX7Dual ENET cache synchronization?

sebastianhuber — Fri, 13 Oct 2017 07:18:48 GMT

It would be nice to mention this lacking feature somewhere in the documentation. Cache synchronization in hardware is a standard feature of the PowerPC based communication processors from Freescale/NXP. I am a bit surprised that we have to perform explicit cache synchronization on this platform.