topic Re: Question about GPC_MLPCR in i.MX Processors

Question about GPC_MLPCR

ko-hey — Tue, 20 Jun 2017 01:04:08 GMT

Hi all

I'm using i.MX7D and have question about GPC_MLPCR.

Q1
There are descriptions of MEMLP_RET_PGEN, MEM_EXT_CNT, MEMLP_ENT_CNT in the reference manual p.849 - p.850.
What is the reference clock for this Delay counter ?

Q2
There is a description of MEMLP_RET_SEL in the reference manual p.850.
What modes does "retention mode 2" and "retention mode 1" mean ?

Ko-hey

Re: Question about GPC_MLPCR

Yuri — Tue, 20 Jun 2017 07:31:31 GMT

Hello,

32 KHz clock is assumed.

MEMLP_RET_ SEL bit is not functional.

Have a great day,
Yuri

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

Re: Question about GPC_MLPCR

ko-hey — Tue, 20 Jun 2017 07:36:38 GMT

Hi Yuri

i.MX7D don't care about whether MEMLP_RET_ SEL set "1” or not.

Am I correct ?

Is that a device specification ?

Ko-hey

Re: Question about GPC_MLPCR

Yuri — Tue, 20 Jun 2017 09:58:06 GMT

Hello,

yes, i.MX7D don't care about whether MEMLP_RET_ SEL set "1” or not.

Some options were planned but are not implemented.

Regards,

Yuri.