<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic UART interrupt source in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/UART-interrupt-source/m-p/690073#M106905</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello friends,&lt;/P&gt;&lt;P&gt;On i.MX6UL I need to create one unique class for more UARTs. One RX ISR and one TX ISR should serve for all UARTs. However a need to recognise a source of interrupt inside of ISR to be able to forward data into/from relevant buffer. Question is: How can I recognise the source of invoked interrupt inside of ISR in this case?&lt;BR /&gt;Thanks for answer in advance.&lt;/P&gt;&lt;P&gt;Best regards Marek&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 10 Jul 2017 11:52:31 GMT</pubDate>
    <dc:creator>marekvysocky</dc:creator>
    <dc:date>2017-07-10T11:52:31Z</dc:date>
    <item>
      <title>UART interrupt source</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/UART-interrupt-source/m-p/690073#M106905</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello friends,&lt;/P&gt;&lt;P&gt;On i.MX6UL I need to create one unique class for more UARTs. One RX ISR and one TX ISR should serve for all UARTs. However a need to recognise a source of interrupt inside of ISR to be able to forward data into/from relevant buffer. Question is: How can I recognise the source of invoked interrupt inside of ISR in this case?&lt;BR /&gt;Thanks for answer in advance.&lt;/P&gt;&lt;P&gt;Best regards Marek&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 10 Jul 2017 11:52:31 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/UART-interrupt-source/m-p/690073#M106905</guid>
      <dc:creator>marekvysocky</dc:creator>
      <dc:date>2017-07-10T11:52:31Z</dc:date>
    </item>
    <item>
      <title>Re: UART interrupt source</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/UART-interrupt-source/m-p/690074#M106906</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Marek&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;in ISR one can check uart interrupt flags described in sect.53.15.8 UART Status&lt;/P&gt;&lt;P&gt;Register 1 (UARTx_USR1) i.MX6UL Reference Manual&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;A class="link-titled" href="http://www.nxp.com/docs/en/reference-manual/IMX6ULRM.pdf" title="http://www.nxp.com/docs/en/reference-manual/IMX6ULRM.pdf"&gt;http://www.nxp.com/docs/en/reference-manual/IMX6ULRM.pdf&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 10 Jul 2017 23:20:09 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/UART-interrupt-source/m-p/690074#M106906</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2017-07-10T23:20:09Z</dc:date>
    </item>
    <item>
      <title>Re: UART interrupt source</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/UART-interrupt-source/m-p/690075#M106907</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Igor,&lt;/P&gt;&lt;P&gt;this is possible solution, thanks for your answer, but originaly I was aimed to NVIC. Never mind. Make me clear pls in another matter. What if I set in UARTx_UFCR RXTL fiels for instance value of 8 and rest of my recieved packet takes only 7 bytes. Does it mean that for thouse 7 bytes there will be no interrupt at all?&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;Marek&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 11 Jul 2017 06:13:43 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/UART-interrupt-source/m-p/690075#M106907</guid>
      <dc:creator>marekvysocky</dc:creator>
      <dc:date>2017-07-11T06:13:43Z</dc:date>
    </item>
  </channel>
</rss>

