<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic eLCDIF synchronization with external clock in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/eLCDIF-synchronization-with-external-clock/m-p/678564#M104730</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;If I understand the user guide correctly, it would appear that we can set PLL5 (Video PLL) to Bypass mode and have it listen to external clock CLK_N/CLK_P instead. &amp;nbsp;While I understand we can use a VSYNC with the eLCDIF VSYNC mode, we want to actually synchronize the pixel clock as well which there is no input I can see for that, unless I am mistaken.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Does this sound correct?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 08 Jun 2017 02:37:58 GMT</pubDate>
    <dc:creator>rickburnett</dc:creator>
    <dc:date>2017-06-08T02:37:58Z</dc:date>
    <item>
      <title>eLCDIF synchronization with external clock</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/eLCDIF-synchronization-with-external-clock/m-p/678564#M104730</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;If I understand the user guide correctly, it would appear that we can set PLL5 (Video PLL) to Bypass mode and have it listen to external clock CLK_N/CLK_P instead. &amp;nbsp;While I understand we can use a VSYNC with the eLCDIF VSYNC mode, we want to actually synchronize the pixel clock as well which there is no input I can see for that, unless I am mistaken.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Does this sound correct?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 08 Jun 2017 02:37:58 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/eLCDIF-synchronization-with-external-clock/m-p/678564#M104730</guid>
      <dc:creator>rickburnett</dc:creator>
      <dc:date>2017-06-08T02:37:58Z</dc:date>
    </item>
    <item>
      <title>Re: eLCDIF synchronization with external clock</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/eLCDIF-synchronization-with-external-clock/m-p/678565#M104731</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Rick&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;yes this is correct, PLL can be bypassed and use&amp;nbsp;external clock CLK_N/CLK_P&lt;/P&gt;&lt;P&gt;instead. There is no option in eLCDIF module for exaternal pixel clock.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 08 Jun 2017 05:09:46 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/eLCDIF-synchronization-with-external-clock/m-p/678565#M104731</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2017-06-08T05:09:46Z</dc:date>
    </item>
  </channel>
</rss>

