<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックWiFi SDIO interface on uSDHC2 i.MX6Q</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/WiFi-SDIO-interface-on-uSDHC2-i-MX6Q/m-p/677575#M104526</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Is there anything that prevents connecting the SDIO interface of the WiFi chip to the i.MX6 over the uSDHC2?&lt;/P&gt;&lt;P&gt;Is there a dedicated interrupt pin for this purpose?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Kind Regards,&lt;/P&gt;&lt;P&gt;Mete&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 29 Jun 2017 11:14:15 GMT</pubDate>
    <dc:creator>atillametetured</dc:creator>
    <dc:date>2017-06-29T11:14:15Z</dc:date>
    <item>
      <title>WiFi SDIO interface on uSDHC2 i.MX6Q</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/WiFi-SDIO-interface-on-uSDHC2-i-MX6Q/m-p/677575#M104526</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Is there anything that prevents connecting the SDIO interface of the WiFi chip to the i.MX6 over the uSDHC2?&lt;/P&gt;&lt;P&gt;Is there a dedicated interrupt pin for this purpose?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Kind Regards,&lt;/P&gt;&lt;P&gt;Mete&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 29 Jun 2017 11:14:15 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/WiFi-SDIO-interface-on-uSDHC2-i-MX6Q/m-p/677575#M104526</guid>
      <dc:creator>atillametetured</dc:creator>
      <dc:date>2017-06-29T11:14:15Z</dc:date>
    </item>
    <item>
      <title>Re: WiFi SDIO interface on uSDHC2 i.MX6Q</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/WiFi-SDIO-interface-on-uSDHC2-i-MX6Q/m-p/677576#M104527</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Q. Is there anything that prevents connecting the SDIO interface of the WiFi chip to the i.MX6 over the uSDHC2?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;A. No.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Q. Is there a dedicated interrupt pin for this purpose?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;A. No.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Artur&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 30 Jun 2017 07:06:59 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/WiFi-SDIO-interface-on-uSDHC2-i-MX6Q/m-p/677576#M104527</guid>
      <dc:creator>art</dc:creator>
      <dc:date>2017-06-30T07:06:59Z</dc:date>
    </item>
  </channel>
</rss>

