topic Re: ETHERNET SPEED ISSUE in i.MX Processors

ETHERNET SPEED ISSUE

himabindu — Sat, 03 Jun 2017 07:28:33 GMT

Hi Team,

Currently I am Working on IMX6 Sololite Kernel Version 3.10.17. Iam using RMII Mode in FEC Driver which will support 8 signals.I am able to ping a particular IP and I am able to transfer the File but i am facing the issue with File Transfer speed.Can I know which parameter will affect the file transfer speed(Speed is Slow - For 5MB File Transfer it is taking nearly about 8-9 minutes time).

Regards,
C.Himabindu.

Re: ETHERNET SPEED ISSUE

igorpadykov — Sun, 04 Jun 2017 23:03:36 GMT

Hi Himabindu

L3.10.17 is very old release, since then many improvements were implemented,

please try latest L4.1.15_x

linux-imx.git - i.MX Linux Kernel

Documentation

http://www.nxp.com/webapp/Download?colCode=L4.1.15_2.0.0-LINUX-DOCS&Parent_nodeId=1337699481071706174845&Parent_pageType…

Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

Re: ETHERNET SPEED ISSUE

himabindu — Wed, 07 Jun 2017 09:42:51 GMT

Hi Team,

I checked ethernet functionality with Kernel Version 4.1.15. But I found the same speed issue.

I have modified the gpr register to indicate the External Clock Initialization.

regmap_update_bits(gpr, IOMUXC_GPR1,IMX6SL_GPR1_FEC_CLOCK_MUX2_SEL_MASK, 1);
regmap_update_bits(gpr, IOMUXC_GPR1,IMX6SL_GPR1_FEC_CLOCK_MUX1_SEL_MASK, 0);

FEC phy Power Enable Functionality:

phy_register_fixup_for_uid(PHY_ID_KSZ9021,MICREL_PHY_ID_MASK,ksz9021rn_phy_fixup);

   static int ksz9021rn_phy_fixup(struct phy_device *phydev)
    {
        if (IS_BUILTIN(CONFIG_PHYLIB)) {
                /* min rx data delay */
                phy_write(phydev, 0x0b, 0x8105);
                phy_write(phydev, 0x0c, 0x0000);

                /* max rx/tx clock delay, min rx/tx control delay */
                phy_write(phydev, 0x0b, 0x8104);
                phy_write(phydev, 0x0c, 0xf0f0);
                phy_write(phydev, 0x0b, 0x104);
      }

return 0;
}

Though I made changes there is no change in the speed parameter. Kindly help me to resolve this issue.

Thanks & Regards,

C.Himabindu.