<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックAnalog PLL Duplicate Registers</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/Analog-PLL-Duplicate-Registers/m-p/669823#M103153</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;In the iMX6DL reference manual, there are a series of CCM configuration registers for the analog PLL's where the description includes something like:&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Address: 20C_8000h base + 0h offset + (4d × i), where i=0d to 3d&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I am confused as to what 'i' actually represents.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Are these just duplicate registers i.e. the same register duplicates 4 times?&lt;/P&gt;&lt;P&gt;Is there some intrinsic meaning in the i and that manipulating 0x20c8000 is different from manipulating 0x20c8004?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;From all I can tell, these are just duplicates. &amp;nbsp;Can someone tell me otherwise?&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards&lt;/P&gt;&lt;P&gt;Doug Bailey&amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 05 May 2017 19:26:48 GMT</pubDate>
    <dc:creator>dougbailey</dc:creator>
    <dc:date>2017-05-05T19:26:48Z</dc:date>
    <item>
      <title>Analog PLL Duplicate Registers</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Analog-PLL-Duplicate-Registers/m-p/669823#M103153</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;In the iMX6DL reference manual, there are a series of CCM configuration registers for the analog PLL's where the description includes something like:&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Address: 20C_8000h base + 0h offset + (4d × i), where i=0d to 3d&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I am confused as to what 'i' actually represents.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Are these just duplicate registers i.e. the same register duplicates 4 times?&lt;/P&gt;&lt;P&gt;Is there some intrinsic meaning in the i and that manipulating 0x20c8000 is different from manipulating 0x20c8004?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;From all I can tell, these are just duplicates. &amp;nbsp;Can someone tell me otherwise?&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards&lt;/P&gt;&lt;P&gt;Doug Bailey&amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 05 May 2017 19:26:48 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Analog-PLL-Duplicate-Registers/m-p/669823#M103153</guid>
      <dc:creator>dougbailey</dc:creator>
      <dc:date>2017-05-05T19:26:48Z</dc:date>
    </item>
    <item>
      <title>Re: Analog PLL Duplicate Registers</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Analog-PLL-Duplicate-Registers/m-p/669824#M103154</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Doug&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;please refer to sect.18.7 CCM Analog Memory Map/Register Definition i.MX6SDL Reference Manual &lt;/P&gt;&lt;P&gt;&lt;A href="http://cache.freescale.com/files/32bit/doc/ref_manual/IMX6SDLRM.pdf"&gt;http://cache.freescale.com/files/32bit/doc/ref_manual/IMX6SDLRM.pdf&lt;/A&gt;&lt;/P&gt;&lt;P&gt;Registers _SET,_CLR,_TOG used to set, clear and toggle selected bits.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sat, 06 May 2017 00:01:10 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Analog-PLL-Duplicate-Registers/m-p/669824#M103154</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2017-05-06T00:01:10Z</dc:date>
    </item>
  </channel>
</rss>

