<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Protecting i.MX6 OCRAM with TZASC in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/Protecting-i-MX6-OCRAM-with-TZASC/m-p/664842#M102183</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Dear &lt;A class="jx-jive-macro-user" href="https://community.nxp.com/people/YuriMuhin_ng"&gt;YuriMuhin_ng&lt;/A&gt;‌, do you mean that the proper way to configure the OCRAM TZASC is not via CSU, or do you mean that i.MX6 boards do not have any way to protect the OCRAM using a TZASC, as it is stated in the board ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;In the former, could you point me to the right component ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Vincent&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 23 Jan 2017 07:57:38 GMT</pubDate>
    <dc:creator>vsiles</dc:creator>
    <dc:date>2017-01-23T07:57:38Z</dc:date>
    <item>
      <title>Protecting i.MX6 OCRAM with TZASC</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Protecting-i-MX6-OCRAM-with-TZASC/m-p/664840#M102181</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi !&lt;/P&gt;&lt;P&gt;From the reference manual of the i.MX6(Q) board, we can see that the OCRAM can be splitted in two, having the end (from START_ADDR to the end of the OCRAM) of the memory protected by a TZASC. The configuration of the start address and the activation of the feature is done i IOMUX GPR10 register.&lt;/P&gt;&lt;P&gt;It is also explained that the security policy (S / NS, User vs Priv) should be programmed in the CSU.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;However, I didn't found any occurrences of the OCRAM in the CSU CSL registers from the Security RefMan. Also the "OCRAM Trustzone" section of the security manual makes reference to a CSU section which is not in the document.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;OL&gt;&lt;LI&gt;Can someone point me to the correct input to correct location to learn which CSU register I need to configure for this purpose ?&lt;/LI&gt;&lt;LI&gt;We can also find in the IOMUX GPR10 register a bit called SEC_ERR_RESP. I'm not sure which security response it refers to ? Is it only for the Secure OCRAM access or is it used elsewhere ?&lt;/LI&gt;&lt;/OL&gt;&lt;P&gt;Best, V.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 06 Jan 2017 10:40:38 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Protecting-i-MX6-OCRAM-with-TZASC/m-p/664840#M102181</guid>
      <dc:creator>vsiles</dc:creator>
      <dc:date>2017-01-06T10:40:38Z</dc:date>
    </item>
    <item>
      <title>Re: Protecting i.MX6 OCRAM with TZASC</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Protecting-i-MX6-OCRAM-with-TZASC/m-p/664841#M102182</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; OCRAM Trustzone is not supported by the CSU. Sorry.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Have a great day,&lt;BR /&gt;Yuri&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 19 Jan 2017 07:26:31 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Protecting-i-MX6-OCRAM-with-TZASC/m-p/664841#M102182</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2017-01-19T07:26:31Z</dc:date>
    </item>
    <item>
      <title>Re: Protecting i.MX6 OCRAM with TZASC</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Protecting-i-MX6-OCRAM-with-TZASC/m-p/664842#M102183</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Dear &lt;A class="jx-jive-macro-user" href="https://community.nxp.com/people/YuriMuhin_ng"&gt;YuriMuhin_ng&lt;/A&gt;‌, do you mean that the proper way to configure the OCRAM TZASC is not via CSU, or do you mean that i.MX6 boards do not have any way to protect the OCRAM using a TZASC, as it is stated in the board ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;In the former, could you point me to the right component ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Vincent&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 23 Jan 2017 07:57:38 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Protecting-i-MX6-OCRAM-with-TZASC/m-p/664842#M102183</guid>
      <dc:creator>vsiles</dc:creator>
      <dc:date>2017-01-23T07:57:38Z</dc:date>
    </item>
    <item>
      <title>Re: Protecting i.MX6 OCRAM with TZASC</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Protecting-i-MX6-OCRAM-with-TZASC/m-p/664843#M102184</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp; no&amp;nbsp;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;way to protect the OCRAM using a TZASC.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Yuri.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 23 Jan 2017 09:01:28 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Protecting-i-MX6-OCRAM-with-TZASC/m-p/664843#M102184</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2017-01-23T09:01:28Z</dc:date>
    </item>
    <item>
      <title>Re: Protecting i.MX6 OCRAM with TZASC</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Protecting-i-MX6-OCRAM-with-TZASC/m-p/664844#M102185</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Oh, ok. This is quite disturbing since both RM and Security Manual refers to this, and there are even some register to activate such TZASC, but none to configure the policy.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thank you for your time.&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Vincent&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 23 Jan 2017 11:46:58 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Protecting-i-MX6-OCRAM-with-TZASC/m-p/664844#M102185</guid>
      <dc:creator>vsiles</dc:creator>
      <dc:date>2017-01-23T11:46:58Z</dc:date>
    </item>
    <item>
      <title>Re: Protecting i.MX6 OCRAM with TZASC</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Protecting-i-MX6-OCRAM-with-TZASC/m-p/664845#M102186</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;For the record and future readers: it &lt;STRONG&gt;is&lt;/STRONG&gt; possible to protect part of the OCRAM with a TZASC. The CSU registers which are referenced in the Ref Manual / Security Manual are not documented (and I can't tell more because of NDA) but they exist.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 08 Jun 2017 08:52:56 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Protecting-i-MX6-OCRAM-with-TZASC/m-p/664845#M102186</guid>
      <dc:creator>vsiles</dc:creator>
      <dc:date>2017-06-08T08:52:56Z</dc:date>
    </item>
  </channel>
</rss>

