<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX Processorsのトピックi.MX6 Register Settings</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6-Register-Settings/m-p/662448#M101703</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;What is the best way to set the registers of the i.MX6 during the u-boot process? For example, say I wanted to set register address 0x20c80e0 = 0x00002003. So far we have been doing this with memtool. Can we set these register values in the .cfg file?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 15 Nov 2016 21:35:12 GMT</pubDate>
    <dc:creator>aliismail</dc:creator>
    <dc:date>2016-11-15T21:35:12Z</dc:date>
    <item>
      <title>i.MX6 Register Settings</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6-Register-Settings/m-p/662448#M101703</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;What is the best way to set the registers of the i.MX6 during the u-boot process? For example, say I wanted to set register address 0x20c80e0 = 0x00002003. So far we have been doing this with memtool. Can we set these register values in the .cfg file?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 15 Nov 2016 21:35:12 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6-Register-Settings/m-p/662448#M101703</guid>
      <dc:creator>aliismail</dc:creator>
      <dc:date>2016-11-15T21:35:12Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX6 Register Settings</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6-Register-Settings/m-p/662449#M101704</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Ali&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;yes some registers can be set in cfg file with restrictions&lt;/P&gt;&lt;P&gt;described in Table 8-34. Valid DCD Address Ranges&lt;/P&gt;&lt;P&gt;i.MX6DQ Reference Manual &lt;/P&gt;&lt;P&gt;&lt;A class="jive-link-external-small" href="https://community.nxp.com/external-link.jspa?url=http%3A%2F%2Fcache.freescale.com%2Ffiles%2F32bit%2Fdoc%2Fref_manual%2FIMX6DQRM.pdf" rel="nofollow" target="_blank"&gt;http://cache.freescale.com/files/32bit/doc/ref_manual/IMX6DQRM.pdf&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 15 Nov 2016 23:44:32 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6-Register-Settings/m-p/662449#M101704</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2016-11-15T23:44:32Z</dc:date>
    </item>
  </channel>
</rss>

