<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックiMx6UL Rx485 Mode</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/iMx6UL-Rx485-Mode/m-p/661262#M101526</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;It is not clear to me from &amp;nbsp;datasheet about the polarity of the CTS_B pin when set in RS485 mode? Does switching from full duplex to half duplex&amp;nbsp;or vice versa affects the direction of CTS_B pin?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 04 Jan 2017 17:01:44 GMT</pubDate>
    <dc:creator>prabhatkumar</dc:creator>
    <dc:date>2017-01-04T17:01:44Z</dc:date>
    <item>
      <title>iMx6UL Rx485 Mode</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMx6UL-Rx485-Mode/m-p/661262#M101526</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;It is not clear to me from &amp;nbsp;datasheet about the polarity of the CTS_B pin when set in RS485 mode? Does switching from full duplex to half duplex&amp;nbsp;or vice versa affects the direction of CTS_B pin?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 04 Jan 2017 17:01:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMx6UL-Rx485-Mode/m-p/661262#M101526</guid>
      <dc:creator>prabhatkumar</dc:creator>
      <dc:date>2017-01-04T17:01:44Z</dc:date>
    </item>
    <item>
      <title>Re: iMx6UL Rx485 Mode</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMx6UL-Rx485-Mode/m-p/661263#M101527</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Prabhat&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;one can check example on p.3162 i.MX6UL Reference Manual:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Set software flow control (CTS pin is controlled by UCR2[12] ),&lt;/P&gt;&lt;P&gt;from sect.53.15.4 UART Control Register 2 (UARTx_UCR2)&lt;/P&gt;&lt;P&gt;0 The CTS_B pin is high (inactive)&lt;BR /&gt;1 The CTS_B pin is low (active)&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A class="jive-link-external-small" href="https://community.nxp.com/external-link.jspa?url=http%3A%2F%2Fcache.freescale.com%2Ffiles%2F32bit%2Fdoc%2Fref_manual%2FIMX6ULRM.pdf" rel="nofollow" target="_blank"&gt;http://cache.freescale.com/files/32bit/doc/ref_manual/IMX6ULRM.pdf&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 05 Jan 2017 01:03:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMx6UL-Rx485-Mode/m-p/661263#M101527</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2017-01-05T01:03:04Z</dc:date>
    </item>
  </channel>
</rss>

