<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Nitrogen 6X PCIE Daughter Board Pin Configarations in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/Nitrogen-6X-PCIE-Daughter-Board-Pin-Configarations/m-p/661185#M101516</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Peter,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Please send an e-mail to &lt;A href="mailto:info@boundarydevices.com,"&gt;info@boundarydevices.com,&lt;/A&gt;&amp;nbsp;requesting the daughter board schematics.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Gary&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Sun, 23 Oct 2016 10:15:23 GMT</pubDate>
    <dc:creator>gary_bisson</dc:creator>
    <dc:date>2016-10-23T10:15:23Z</dc:date>
    <item>
      <title>Nitrogen 6X PCIE Daughter Board Pin Configarations</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Nitrogen-6X-PCIE-Daughter-Board-Pin-Configarations/m-p/661184#M101515</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Dear All,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Can you guys provide the pin configurations for following highlighted connectors. Couldn't find any detailed data sheet for Nitrogen 6X PCIE daughter board.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/5657iEBEA4F0AF565FC48/image-size/large?v=v2&amp;amp;px=999" title="PCIE-FRONT-Medium.jpg" alt="PCIE-FRONT-Medium.jpg" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;Could find only the attached pdf for this interface card. It only says the Sabre Lite configurations and Nitrigon 6X configurations. For what J1 and J6 stand for ? Can't we get the PCIE outputs from that ports ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Peter.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sun, 23 Oct 2016 00:23:56 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Nitrogen-6X-PCIE-Daughter-Board-Pin-Configarations/m-p/661184#M101515</guid>
      <dc:creator>peteramond</dc:creator>
      <dc:date>2016-10-23T00:23:56Z</dc:date>
    </item>
    <item>
      <title>Re: Nitrogen 6X PCIE Daughter Board Pin Configarations</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Nitrogen-6X-PCIE-Daughter-Board-Pin-Configarations/m-p/661185#M101516</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Peter,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Please send an e-mail to &lt;A href="mailto:info@boundarydevices.com,"&gt;info@boundarydevices.com,&lt;/A&gt;&amp;nbsp;requesting the daughter board schematics.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Gary&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sun, 23 Oct 2016 10:15:23 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Nitrogen-6X-PCIE-Daughter-Board-Pin-Configarations/m-p/661185#M101516</guid>
      <dc:creator>gary_bisson</dc:creator>
      <dc:date>2016-10-23T10:15:23Z</dc:date>
    </item>
    <item>
      <title>Re: Nitrogen 6X PCIE Daughter Board Pin Configarations</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Nitrogen-6X-PCIE-Daughter-Board-Pin-Configarations/m-p/661186#M101517</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Dear Peter Amond,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;It seems to be better for you to contact directly the support service of Boundary Devices:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="https://boundarydevices.com/support/"&gt;https://boundarydevices.com/support/&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;and ask them for the PCIe daughterboard schematics.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;BR /&gt;Artur&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 24 Oct 2016 09:12:28 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Nitrogen-6X-PCIE-Daughter-Board-Pin-Configarations/m-p/661186#M101517</guid>
      <dc:creator>art</dc:creator>
      <dc:date>2016-10-24T09:12:28Z</dc:date>
    </item>
  </channel>
</rss>

